"A 29.2 Mb/mm2 Ultra High Density SRAM Macro using 7nm FinFET ..."

Yoshisato Yokoyama et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VLSICIRCUITS18222.2020.9162985

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/YokoyamaTTMYIT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/YokoyamaTTMYIT20
Yoshisato Yokoyama, Miki Tanaka, Koji Tanaka, Masao Morimoto, Makoto Yabuuchi, Yuichiro Ishii, Shinji Tanaka:
A 29.2 Mb/mm² Ultra High Density SRAM Macro using 7nm FinFET Technology with Dual-Edge Driven Wordline/Bitline and Write/Read-Assist Circuit. VLSI Circuits 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.