"Edge detection using resistive threshold logic networks with CMOS flash ..."

Alex Pappachen James, Anusha Pachentavida, Sherin Sugathan (2014)

> Home

Details and statistics

DOI: 10.1108/IJICC-06-2013-0032

access: closed

type: Journal Article

metadata version: 2020-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijicc/JamesPS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijicc/JamesPS14
Alex Pappachen James, Anusha Pachentavida, Sherin Sugathan:
Edge detection using resistive threshold logic networks with CMOS flash memories. Int. J. Intell. Comput. Cybern. 7(1): 79-94 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.