"A method for minimization design of two-level logic networks using ..."

Wenbin Jiang (1994)

> Home

Details and statistics

DOI: 10.1007/BF02939490

access: closed

type: Journal Article

metadata version: 2025-02-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcst/Jiang94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcst/Jiang94
Wenbin Jiang:
A method for minimization design of two-level logic networks using multiplexer universal logic modules. J. Comput. Sci. Technol. 9(1): 92-96 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.