"A delay model and optimization method of a low-power BiCMOS logic circuit."

Shayan Zhang et al. (1994)

> Home

Details and statistics

DOI: 10.1109/4.315202

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhangKLG94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhangKLG94
Shayan Zhang, T. S. Kalkur, Steven Lee, Lori Gatza:
A delay model and optimization method of a low-power BiCMOS logic circuit. IEEE J. Solid State Circuits 29(10): 1191-1199 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.