"Leakage reduction in dual mode logic through gated leakage transistors."

Neetika Yadav, Neeta Pandey, Deva Nand (2021)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2021.104269

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/YadavPN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/YadavPN21
Neetika Yadav, Neeta Pandey, Deva Nand:
Leakage reduction in dual mode logic through gated leakage transistors. Microprocess. Microsystems 84: 104269 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.