"An FPGA implementation for neural networks with the FDFM processor core ..."

Yuki Ago, Yasuaki Ito, Koji Nakano (2013)

> Home

Details and statistics

DOI: 10.1080/17445760.2012.684686

access: closed

type: Journal Article

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/paapp/AgoIN13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/paapp/AgoIN13
Yuki Ago, Yasuaki Ito, Koji Nakano:
An FPGA implementation for neural networks with the FDFM processor core approach. Int. J. Parallel Emergent Distributed Syst. 28(4): 308-320 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.