"A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for ..."

Venkata K. Kidambi Srinivasan, Chitranjan K. Singh, Poras T. Balsara (2010)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2009.2023659

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/SrinivasanSB10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/SrinivasanSB10
Venkata K. Kidambi Srinivasan, Chitranjan K. Singh, Poras T. Balsara:
A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder. IEEE Trans. Very Large Scale Integr. Syst. 18(9): 1372-1376 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.