Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

"Intermediate BEOL process influence on power and performance for 3DVLSI."

Hossam Sarhan et al. (2015)

Details and statistics

DOI: 10.1109/3DIC.2015.7334472

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-12