"Optimizing streaming stencil time-step designs via FPGA floorplanning."

Marco Rabozzi et al. (2017)

> Home

Details and statistics

DOI: 10.23919/FPL.2017.8056764

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/RabozziNFMS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/RabozziNFMS17
Marco Rabozzi, Giuseppe Natale, Biagio Festa, Antonio Miele, Marco D. Santambrogio:
Optimizing streaming stencil time-step designs via FPGA floorplanning. FPL 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.