"Design Exploration of Small Bit-Width Multipliers Using Approximate Logic ..."

Haroon Waris et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ICDSP.2018.8631872

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdsp/WarisLHMWL18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdsp/WarisLHMWL18
Haroon Waris, Weiqiang Liu, Pengfei Huang, Ruizhe Ma, Chenghua Wang, Fabrizio Lombardi:
Design Exploration of Small Bit-Width Multipliers Using Approximate Logic Design (ALD) Tool. DSP 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.