"Test architecture optimization algorithms for coarse-grain partitioned 3D ..."

Harpreet Vohra, Amardeep Singh (2022)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2022.108049

access: closed

type: Journal Article

metadata version: 2022-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/VohraS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/VohraS22
Harpreet Vohra, Amardeep Singh:
Test architecture optimization algorithms for coarse-grain partitioned 3D system-on-chip. Comput. Electr. Eng. 101: 108049 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.