"Implementation of Low-Power 6-8 b 30-90 GS/s Time-Interleaved ADCs With ..."

Lukas Kull et al. (2016)

> Home

Details and statistics

DOI: 10.1109/JSSC.2016.2519397

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KullPTSFMBKMAL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KullPTSFMBKMAL16
Lukas Kull, Jan Plíva, Thomas Toifl, Martin L. Schmatz, Pier Andrea Francese, Christian Menolfi, Matthias Braendli, Marcel A. Kossel, Thomas Morf, Toke Meyer Andersen, Yusuf Leblebici:
Implementation of Low-Power 6-8 b 30-90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOS. IEEE J. Solid State Circuits 51(3): 636-648 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.