"Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process."

Dinesh Somasekhar et al. (2010)

> Home

Details and statistics

DOI: 10.1109/JSSC.2010.2042253

access: closed

type: Journal Article

metadata version: 2024-04-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SomasekharSPHKKZ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SomasekharSPHKKZ10
Dinesh Somasekhar, Balaji Srinivasan, Gunjan Pandya, Fatih Hamzaoglu, Muhammad M. Khellah, Tanay Karnik, Kevin Zhang:
Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process. IEEE J. Solid State Circuits 45(4): 751-758 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.