"A Double Sensing Scheme With Selective Bitline Voltage Regulation for ..."

Jun Yang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/JSSC.2018.2837862

access: open

type: Journal Article

metadata version: 2022-05-10

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jssc/YangJGZZLLS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YangJGZZLLS18
Jun Yang, Hao Ji, Yichen Guo, Jizhe Zhu, Yuan Zhuang, Zhi Li, Xinning Liu, Longxing Shi:
A Double Sensing Scheme With Selective Bitline Voltage Regulation for Ultralow-Voltage Timing Speculative SRAM. IEEE J. Solid State Circuits 53(8): 2415-2426 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.