Bistouni F and Jahanshahi M.
(2016). Reliability Analysis of Fault-Tolerant Bus-Based Interconnection Networks. Journal of Electronic Testing: Theory and Applications. 32:5. (541-568). Online publication date: 1-Oct-2016.
Kawahara R, Ono K and Nakada T. MVA-Based Probabilistic Model of Shared Memory with a Round Robin Arbiter for Predicting Performance with Heterogeneous Workload. Proceedings of the International Conference on Multicore Software Engineering, Performance, and Tools - Volume 8063. (13-24).
Kawahara R, Nakamura K, Ono K, Nakada T and Sakamoto Y. Coarse-grained simulation method for performance evaluation of a shared memory system. Proceedings of the 16th Asia and South Pacific Design Automation Conference. (413-418).
Tu H and Hawkes L.
(2001). Families of Optimal Fault-Tolerant Multiple-Bus Networks. IEEE Transactions on Parallel and Distributed Systems. 12:1. (60-73). Online publication date: 1-Jan-2001.
Das S, Sinha B and Chaudhuri R. A combinatorial approach to performance analysis of a shared-memory multiprocessor. Proceedings of the 5th annual international conference on Computing and combinatorics. (462-472).
John L and Liu Y.
(1996). Performance Model for a Prioritized Multiple-Bus Multiprocessor System. IEEE Transactions on Computers. 45:5. (580-588). Online publication date: 1-May-1996.
Das S and Sen S. Analysis of Memory Interference in Buffered Multiprocessor Systems in Presence of Hot Spots and Favorite Memories. Proceedings of the 10th International Parallel Processing Symposium. (281-285).
Yang Q and Bhuyan L.
(1991). Analysis of Packet-Switched Multiple-Bus Multiprocessor Systems. IEEE Transactions on Computers. 40:3. (352-357). Online publication date: 1-Mar-1991.
Bhuyan L, Yang Q and Agrawal D.
(1989). Performance of Multiprocessor Interconnection Networks. Computer. 22:2. (25-37). Online publication date: 1-Feb-1989.