Tatas K, Siozios K, Soudris D and Jantsch A.
(2014). Middleware Memory Management in NoC. Designing 2D and 3D Network-on-Chip Architectures. 10.1007/978-1-4614-4274-5_8. (191-208).
Fensch C and Cintra M.
(2008). An OS-based alternative to full hardware coherence on tiled CMPs 2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA). 10.1109/HPCA.2008.4658652. 978-1-4244-2070-4. (355-366).
Ku W, Chou S, Chu J, Kang C, Chen T and Guo J.
(2006). Collaborative Multithreading: An Open Scalable Processor Architecture for Embedded Multimedia Applications 2006 IEEE International Conference on Multimedia and Expo. 10.1109/ICME.2006.262505. 1-4244-0366-7. (25-28).
Chen X, Lu Z, Jantsch A and Chen S. Supporting distributed shared memory on multi-core network-on-chips using a dual microcoded controller. Proceedings of the Conference on Design, Automation and Test in Europe. (39-44).
Chu J, Ku W, Chou S, Chen T and Guo J. An embedded coherent-multithreading multimedia processor and its programming model. Proceedings of the 44th annual Design Automation Conference. (652-657).
Zeffer H, Radović Z and Hagersten E. Exploiting locality. Proceedings of the 20th international conference on Parallel and distributed processing. (33-33).