Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/1015090.1015205acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
Article

Design methodology for IRA codes

Published: 27 January 2004 Publication History

Abstract

Channel coding is an important building block in communication systems since it ensures the quality of service. Irregular repeat-accumulate (IRA) codes belong to the class of Low-Density Parity-Ceck (LDPC) codes and even outperform the recently introduced Turbo-Codes of current communication standards. IRA codes can be represented by a Tanner graph with arbitrary connections between nodes of given degrees. The implementation complexity of an IRA decoders is dominated by the randomness of these connections.In this paper we present for the first time an IRA decoder architecture which can process any given IRA code. We developed a joint graph-decoder design methodology to construct the Tanner graph of a given IRA code which can be efficiently processed by this decoder architecture without any RAM access conflicts. We show that these constructed IRA codes can outperform the UMTS Turbo-Codes.

References

[1]
R. G. Gallager. Low-Density Parity-Check Codes. M.I.T. Press, Cambridge, Massachusetts, 1963.
[2]
H. Jin, A. Khandekar, and R. McEliece. Irregular Repeat-Accumulate Codes. In Proc. 2nd International Symposium on Turbo Codes & Related Topics, pages 1--8, Brest, France, Sept. 2000.
[3]
F. Kienle, M. J. Thul, and N. Wehn. Implementation Issues of Scalable LDPC Decoders. In Proc. 3rd International Symposium on Turbo Codes & Related Topics, pages 291--294, Brest, France, Sept. 2003.
[4]
M. Lubi, M. Mitzenmacher, A. Shokrollahi, and D. Spielmann. Analysis of low-density codes and improved designs using irregular graphs. In Proc. 30th ACM Symp. on the Theory of Computing, pages 249--258, 1998.
[5]
D. MacKay and R. Neal. Near Shannon limit performance of Low-Density Parity-Check Codes. Electronic Letters, 32:1645--1646, 1996.
[6]
Y. Mao and A. Banihashemi. A Heuristic Search for Good Low-Density Parity-Check Codes at Short Block Lengths. In Proc. 2001 International Conference on Communications (ICC '01), pages 11--14, June 2001.
[7]
T. Richardson and R. Urbanke. Efficient Encoding of Low-Density Parity-Check Codes. IEEE Transaction on Information Theory, 47(2):638--656, Feb. 2001.
[8]
T. Richardson and R. Urbanke. The Capacity of Low-Density Parity-Check Codes Under Message-Passing Decoding. IEEE Transaction on Information Theory, 47(2):599--618, Feb. 2001.

Cited By

View all
  • (2006)Disclosing the LDPC code decoder design spaceProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131539(200-205)Online publication date: 6-Mar-2006
  • (2005)A Synthesizable IP Core for DVB-S2 LDPC Code DecodingProceedings of the conference on Design, Automation and Test in Europe - Volume 310.1109/DATE.2005.39(100-105)Online publication date: 7-Mar-2005
  1. Design methodology for IRA codes

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference
    January 2004
    957 pages
    ISBN:0780381750

    Sponsors

    Publisher

    IEEE Press

    Publication History

    Published: 27 January 2004

    Check for updates

    Qualifiers

    • Article

    Conference

    ASPDAC04
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 466 of 1,454 submissions, 32%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)5
    • Downloads (Last 6 weeks)1
    Reflects downloads up to 03 Feb 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2006)Disclosing the LDPC code decoder design spaceProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131539(200-205)Online publication date: 6-Mar-2006
    • (2005)A Synthesizable IP Core for DVB-S2 LDPC Code DecodingProceedings of the conference on Design, Automation and Test in Europe - Volume 310.1109/DATE.2005.39(100-105)Online publication date: 7-Mar-2005

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Figures

    Tables

    Media

    Share

    Share

    Share this Publication link

    Share on social media