article

Free access

A VLIW architecture for optimal execution of branch-intensive loops

Authors:

Bogong Su,

Wei Zhao,

Zhizhong Tang,

Stanley HabibAuthors Info & Claims

ACM SIGMICRO Newsletter, Volume 23, Issue 1-2

Pages 119 - 124

https://doi.org/10.1145/144965.145011

Published: 10 December 1992 Publication History

PDF eReader

References

[1]

R.P. Colwell, et al, "Architecture and Implementation of a VLIW Supercomputer', Supercomputing '90, 1990

Digital Library

Google Scholar

[2]

J.C. Dehnen et al, 'Overlapped Loop Support in the Cydra 5', Prec. of ASPICS HI, April 1989

Google Scholar

[3]

K. Ebcioglu, 'Some Design Ideas for a VLIW Architecture for Sequential-Natured $o~ware', Proc. of the IFIP Working Conf. on Parallel Processing, April 1988

Google Scholar

[4]

J.A. Fisher, et el, 'Parallel Processing: A Smart Compiler and A Dumb Machine', Proc. of the 1984 SIGPLAN Symposium on Compiler Construction, 1984

Digital Library

Google Scholar

[5]

Joseph A. Fisher and B. R. Rau, "Instruction-Level Parallel Processing', Science, Sept. 1991

Google Scholar

[6]

J. Labrousse and G.A. $1avenburg, 'CREAT- LIFE: A Modular Design Approach for High Performance ASIC's', COMPCON 90'

Google Scholar

[7]

M.S. Lam, 'A Systolic Array Optimizing Compiler', Ph.D. Thesis, Carnegie Mellon University, May 1987

Digital Library

Google Scholar

[8]

S. Lee and R. Oupta, 'Executing Loops on a Fine-Grained MIMD Architecture', Prec. of MICRO-24, pp 199-205, Dec. 1991

Digital Library

Google Scholar

[9]

A. Nicolau and J. A. Fisher, "Measuring the Parallelism Available for Very Long Instruction Word Architectures', IEEE Trans. on Computers C-33(11), pp968-976, Nov. 1984

Digital Library

Google Scholar

[10]

B.R. Rau, et al, Cydrome inc. 'The Cydra S Departmental Supercomputcr: Design Philosophies, Decisions and Trade-offs", IEEE Computer Jan. 1989

Digital Library

Google Scholar

[11]

B. Su, et al, "URPR-An Extension of URCR for software Pipelining", Proc. of MICRO-19, 1986

Digital Library

Google Scholar

[12]

B. Su, et al, "GURPR-A method for Global Software Pipelining', Proc. of MICRO-20, 1987

Digital Library

Google Scholar

[13]

B. Su, et al, 'A Software PipeUning Based VLIW Architecture and Optimization Compiler', Proc. of MICRO-23, 1990

Digital Library

Google Scholar

[14]

B.Su et al, 'GURPR*: A New Global Software Pipelining Algorithm', Proc. of MICRO-24, 1991.

Digital Library

Google Scholar

[15]

S.H. Wang and A.K. Uht, "Ideograph/Ideogram: Framework/Hardware for Eager Evaluation', Prec. of Micro 23, 1990

Google Scholar

[16]

W.D. Wall, "Limits of Instruction- Level Parallelism", Proc. of 4th tnt'l Conf. ASPLOS, CA April 1991, pp176-188

Digital Library

Google Scholar

[17]

S.H. Wang, 'Enhancing Concurrent Program Execution with Eager Evaluation', Technical Report Number CS91-203, Dept. of CSE, Univ. of California San Diego, June 1991

Google Scholar

[18]

A. Wolfe, I. P. Shen, 'A Variable Instruction Stream Extension to the VLIW Architecture', Proc. of 4th Int'l Conf. ASPLOS, CA, April 1991, pp2-14

Digital Library

Google Scholar

Cited By

View all

Kaczynski D(2011)Beryllium and Beryllium Alloys and CompositiesKirk-Othmer Encyclopedia of Chemical Technology10.1002/0471238961.0205182519201514.a01.pub3(1-25)Online publication date: 14-Oct-2011
https://doi.org/10.1002/0471238961.0205182519201514.a01.pub3
Kaczynski D(2002)Beryllium, Beryllium Alloys, and Beryllium CompositiesKirk-Othmer Encyclopedia of Chemical Technology10.1002/0471238961.0205182519201514.a01.pub2Online publication date: 20-Dec-2002
https://doi.org/10.1002/0471238961.0205182519201514.a01.pub2
Hank RMahlke SBringmann RGyllenhaal JHwu W(1993)Superblock formation using static program analysisProceedings of the 26th Annual International Symposium on Microarchitecture10.1109/MICRO.1993.282760(247-255)Online publication date: 1993
https://doi.org/10.1109/MICRO.1993.282760
Show More Cited By

Index Terms

Recommendations

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systems

The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...
Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
OM '01: Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systems

The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...
Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...

Comments

Information & Contributors

Information

Published In

ACM SIGMICRO Newsletter Volume 23, Issue 1-2

Dec. 1992

300 pages

ISSN:1050-916X

DOI:10.1145/144965

Editor:
Wen-mei Hwu

Issue’s Table of Contents

MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
December 1992
301 pages
ISBN:0818631759
Chairman:
Wen-mei Hwu

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 December 1992

Published in SIGMICRO Volume 23, Issue 1-2

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
546
Total Downloads

Downloads (Last 12 months)121
Downloads (Last 6 weeks)25

Reflects downloads up to 06 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kaczynski D(2011)Beryllium and Beryllium Alloys and CompositiesKirk-Othmer Encyclopedia of Chemical Technology10.1002/0471238961.0205182519201514.a01.pub3(1-25)Online publication date: 14-Oct-2011
https://doi.org/10.1002/0471238961.0205182519201514.a01.pub3
Kaczynski D(2002)Beryllium, Beryllium Alloys, and Beryllium CompositiesKirk-Othmer Encyclopedia of Chemical Technology10.1002/0471238961.0205182519201514.a01.pub2Online publication date: 20-Dec-2002
https://doi.org/10.1002/0471238961.0205182519201514.a01.pub2
Hank RMahlke SBringmann RGyllenhaal JHwu W(1993)Superblock formation using static program analysisProceedings of the 26th Annual International Symposium on Microarchitecture10.1109/MICRO.1993.282760(247-255)Online publication date: 1993
https://doi.org/10.1109/MICRO.1993.282760
Rajagopalan MAllan V(1993)Efficient scheduling of fine grain parallelism in loopsProceedings of the 26th Annual International Symposium on Microarchitecture10.1109/MICRO.1993.282736(2-11)Online publication date: 1993
https://doi.org/10.1109/MICRO.1993.282736
Uğurdağ HPapachristou CWolfe AMangione-Smith W(1993)A VLIW architecture based on shifting register filesProceedings of the 26th annual international symposium on Microarchitecture10.5555/255235.255300(263-268)Online publication date: 1-Dec-1993
https://dl.acm.org/doi/10.5555/255235.255300
Tang ZChen GZhang CZhang YSu BHabib SWolfe AMangione-Smith W(1993)GPMB—software pipelining branch-intensive loopsProceedings of the 26th annual international symposium on Microarchitecture10.5555/255235.255243(21-30)Online publication date: 1-Dec-1993
https://dl.acm.org/doi/10.5555/255235.255243

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture

Comments

Information

Published In

Publisher

Publication History

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Login options

Full Access

Share

Share this Publication link

Share on social media

Affiliations