Exploiting instruction-level parallelism: the multithreaded approach
References
[1]
R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth, and P. K. Rodman. A VLIW architecture for a trace scheduling compiler. IEEE Symposium on Computer Architecture, 1988.
[2]
R. Govindarajan and S.S. Ncmwarkar. Small: A scalable multithreaded architecture to exploit large locality. In Proc. of the 4th IEEE Syrup. on Parallel and Distributed Processing, December 1992. to appear.
[3]
H. Hirata et al. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In Proceeding, of the 19th laternational Symposium on Computer Architecture, pages 136-145. ACM and IEEE, 1992.
[4]
Mike :Johnson. Superscalar Microprocessor Design. Prentice Hall, Englewood Cliffs, New Jersey 07632, 1991.
[5]
S.W. Keckler and W.J. Dally. Processor coupling: Integration compile time and runtime scheduling for parallelism. In Proceedings of the 19th Inter' national Symposium on Computer Architecture, pages 202-213. ACM and IEEE, 1992.
[6]
Philip Lenir and Vincent Collini. A large context multithreaded architecture with multiple pipelininn. Report, McGill University, Dept. of Electrical Engineering, April 1992.
[7]
A. Nicolau and J. A. Fisher. Measuring the parallelism available for very long instruction word architectures. IEEE Transactions on Computers, 1984.
[8]
G. M. Papadopoulos and D. E. Culler. Monsoon: An explicit token-store architecture. In Proceedings of the Seventeenth Annual International Symposium of Computer Architecture, Seattle, WA, pages 82-91, 1990.
[9]
B. R. Rau, D. Yen, W. Yen, and R. A. Towle. The Cydra 5 departmental supercomputer. IEEE Computer, 22(1):12-35, January 1989.
[10]
Burton J. Smith. Architecture and applications of the HEP multiprocessor computer system. In SPIE Real-Time Signal Processing IV, volume 298, pages 241-248, 1981.
[11]
M. D. Smith, M. S. Lam, and M. A. Horowitz. Boosting beyond static scheduling in a superscalar processor. Proceedings of the 17th Armual Symposium on Computer Architecture, 1990.
Index Terms
- Exploiting instruction-level parallelism: the multithreaded approach
Recommendations
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Exploiting Java instruction/thread level parallelism with horizontal multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates bytecodes to the native primitives of the particular machine and the ...
Comments
Information & Contributors
Information
Published In
Copyright © 1992 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 10 December 1992
Published in SIGMICRO Volume 23, Issue 1-2
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 301Total Downloads
- Downloads (Last 12 months)36
- Downloads (Last 6 weeks)14
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in