Predictability of load/store instruction latencies

Alpha Architecture Handbook- Preliminary Edition. Digital Equipment Corporation, Maynard, MA, 1992.

G. R. Beck, D. W. L. Yen, and T. L. Anderson. The Cydra 5 mini-supercomputer: architecture and implementation. The Journal o/ $upercomputing, 7(1/2):143-180, 1992.

D. Callahan, K. Kennedy, and A. Porterfield. Software prefetching. In Proc. o/ASPLOS IV, pages 40- 52, 1991.

D. Callahan and A. Porterfield. Data cache performance of supercomputer applications. In $upercomputing '90, pages 564-572, 1990.

P. Chang, S. Mahlke, W. Chen, and W.W. Hwu. Profile-guided automatic inline expansion for C programs. So. ware-Practice and Experience, 22(5):349- 369, 1992.

T-F. Chen and J-L. Baer. Reducing memory latency via non-blocking and prefetching caches. In Proc. o/ ASPLO$ V, pages 51-61, 1992.

W. Y. Chen, S. A. Mahlke, and W.W. Hwu. Tolerating first level memory access latency in highperformance systems. In Intl. Conf. on Parallel Processing, pages 1-36 - 1-43, 1992.

F. Chow and J. Hennessy. Register allocation by priority-based coloring. In Proc. of the 198j Syrnp. on Compiler Construction, pages 222-232, 1984.

R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth, and P. K. Rodman. A VLIW architecture for a trace scheduling compiler. IEEE Transactions on Computers, C-37(8):967-979, 1988.

J. A. Fisher. Trace scheduling: A technique for global microcode compaction, iEEE Transactions on Cornputers, C-30(7):478-490, July 1981.

W. W. Hwu and P. P. Chang. Achieving high instruction cache performance with an optimizing compiler. In Proc. of 16th Intl. Syrnp. on Computer Architecture, pages 242-251, 1989.

W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Wafter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery. The superblock: an effective technique for vliw and superscalar compilation. J. of Supercomputing, 7(1/2):229-248, 1993.

V. Kathail, M. S. Schlansker, and B. R. Rau. HPL PlayDoh architecture specification: Version 1.0. Technical Report HPL-93-80, Hewlett-Packard Laboratories, 1993. in preparation.

D. R. Kerns and S. J. Eggers. Balanced scheduling: Instruction scheduling when memory latency is uncertain. In Proc. of the SIGPLAN '93 Conf. on Pro9. Lang. Design and Implementation, pages 278- 289, 1993.

A. C. Klaiber and H. M. Levy. Architecture for software controlled data prefetching, in Proc. of 18th Intl. Syrup. on Computer Architecture, pages 43-63, 1991.

M. Martonosi, A. Gupta, and T. Anderson. Memspy: Analyzing memory system bottlenecks in programs. In Proc. A CM SIGMETRICS Con/., pages 1-12, 1992.

R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.

S. McFarling. Program optimization for instruction caches. In Proc. of ASPLOS IiI, 1989.

D. M. McNiven. Reduction in Main Memory Traffic through the Efficient use of Local Memory. PhD thesis, University of Illinois, 1988.

T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proc. of ASPLOS V, pages 62-73, 1992.

B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle. The Cydra 5 departmental supercomputer: Design philosophies, decisions and trade-offs. IEEE Computer, 22(1):12-35, 1989.

R. A. Sugumar and S. G. Abraham. Multiconfiguration simulation algorithms for the evaluation of computer architecture designs. Technical Report CSE-TR-173-93, CSE Division, University of Michigan, 1992.