Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1109/ICST.2010.60guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Timed Moore Automata: Test Data Generation and Model Checking

Published: 06 April 2010 Publication History

Abstract

In this paper we introduce Timed Moore Automata, a specification formalism which is used in industrial train control applications for specifying the real-time behavior of cooperating reactive software components. We define an operational semantics for the sequential components (units) with an abstraction of time that is suitable for checking timeout behavior of these units. A model checking algorithm for live lock detection is presented, and two alternative methods of test case/test data generation techniques are introduced. The first one is based on Kripke structures as used in explicit model checking, while the second method does not require an explicit representation but relies on SAT solving techniques.

Cited By

View all
  • (2016)Validation process for railway interlocking systemsScience of Computer Programming10.1016/j.scico.2016.04.004128:C(2-21)Online publication date: 15-Oct-2016
  • (2015)Systems of Systems EngineeringACM Computing Surveys10.1145/279438148:2(1-41)Online publication date: 24-Sep-2015
  • (2011)A real-world benchmark model for testing concurrent real-time systems in the automotive domainProceedings of the 23rd IFIP WG 6.1 international conference on Testing software and systems10.5555/2075545.2075556(146-161)Online publication date: 7-Nov-2011

Index Terms

  1. Timed Moore Automata: Test Data Generation and Model Checking
    Index terms have been assigned to the content through auto-classification.

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image Guide Proceedings
    ICST '10: Proceedings of the 2010 Third International Conference on Software Testing, Verification and Validation
    April 2010
    518 pages
    ISBN:9780769539904

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 06 April 2010

    Author Tags

    1. Timed Moore Automata
    2. livelocks
    3. model checking
    4. model-based testing

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 21 Sep 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2016)Validation process for railway interlocking systemsScience of Computer Programming10.1016/j.scico.2016.04.004128:C(2-21)Online publication date: 15-Oct-2016
    • (2015)Systems of Systems EngineeringACM Computing Surveys10.1145/279438148:2(1-41)Online publication date: 24-Sep-2015
    • (2011)A real-world benchmark model for testing concurrent real-time systems in the automotive domainProceedings of the 23rd IFIP WG 6.1 international conference on Testing software and systems10.5555/2075545.2075556(146-161)Online publication date: 7-Nov-2011

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media