research-article

Optimus: efficient realization of streaming applications on FPGAs

Authors:

Manjunath Kudlur,

Rodric RabbahAuthors Info & Claims

CASES '08: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems

Pages 41 - 50

https://doi.org/10.1145/1450095.1450105

Published: 19 October 2008 Publication History

Abstract

In this paper, we introduce Optimus: an optimizing synthesis compiler for streaming applications. Optimus compiles programs written in a high level streaming language to either software or hardware implementations. The compiler uses a hierarchical compilation strategy that separates concerns between macro- and micro-functional requirements. Macro-functional concerns address how components (modules) are assembled to implement larger more complex applications. Micro-functional issues deal with synthesis issues of the module internals. Optimus thus allows software developers who lack deep hardware design expertise to transparently leverage the advantages of hardware customization without crossing the semantic gap between high level languages and hardware description languages. Optimus generates streaming hardware that achieves on average 40x speedup over our baseline embedded processor for a fraction of the energy. Additionally, our results show that streaming-specific optimizations can further improve performance by 255% and reduce the area requirements by 16% in average. These designs are competitive with Handel-C implementations for some of the same benchmarks.

References

[1]

AMD torrenza architecture, 2008. http://enterprise.amd.com/us-en/AMDBusiness/Technology-Home/Torrenza.aspx.

[2]

Intel quickassist technology, 2008. http://www.intel.com/technology/platforms/quickassist/index.htm.

[3]

K. Bondalapati et al. DEFACTO: A design environment for adaptive computing technology. In Proc. RAW, pages 570--578, Apr. 1999.

Digital Library

[4]

I. Buck et al. Brook for GPUs: Stream computing on graphics hardware. ACM Trans. Gr., 23(3):777--786, Aug. 2004.

Digital Library

[5]

Celoxica. Handel-C language overview, 1996. http://www.celoxica.com.

[6]

M. Chen, X. Li, R. Lian, J. Lin, L. Liu, T. Liu, and R. Ju. Shangri-la: Achieving high performance from compiled network applications while enabling ease of programming. In Proc. '05 PLDI, pages 224--236, June 2005.

Digital Library

[7]

C. Consel et al. Spidle: A DSL approach to specifying streaming applications. In Proc. 2nd GPCE, pages 1--17, 2003.

Digital Library

[8]

M. Gokhale, J. Stone, J. Arnold, and M. Kalinowski. Stream-oriented FPGA computing in the Streams-C high level language. In Proc. 8th FCCM, pages 49--56, Apr. 2000.

Digital Library

[9]

M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In 12th ASPLOS, pages 151--162, 2006.

Digital Library

[10]

Z. Guo, B. Buyukkurt, W. Najjar, and K. Vissers. Optimized generation of data-path from c codes for fpgas. In Proc. 2005 DATE, pages 112--117, Washington, DC, USA, 2005. IEEE Computer Society.

Digital Library

[11]

S. Gupta, N. Dutt, R. Gupta, and A. Nicolau. SPARK: A high-level synthesis framework for applying parallelizing compiler transformations. In Proc. 16th Intl. Conf. on VLSI Design, pages 461--466, Jan. 2003.

Digital Library

[12]

J. R. Hauser and J. Wawrzynek. GARP: A MIPS processor with a reconfigurable coprocessor. In Proc. 5th FCCM, pages 12--21, Apr. 1997.

Digital Library

[13]

Impulse-CoDeveloper. http://www.impulsec.com/.

[14]

M. Kudlur and S. Mahlke. Orchestrating the execution of stream programs on multicore platforms. In Proc. '08 PLDI, pages 114--124, June 2008.

Digital Library

[15]

E. Lee and D. Messerschmitt. Synchronous data flow. Proc. IEEE, 75(9):1235--1245, 1987.

[16]

W. Mark, R. Glanville, K. Akeley, and J. Kilgard. Cg: A system for programming graphics hardware in a C-like language. In Proc. 30th SIGGRAPH, pages 893--907, July 2003.

Digital Library

[17]

O. Mencer, H. Hubert, M. Morf, and M. J. Flynn. Stream: Object-oriented programming of stream architectures using pam-blox. In Proc. 10th FPL, pages 595--604, London, UK, 2000. Springer-Verlag.

Digital Library

[18]

Mentor. Catapult C. http://www.mentor.com/products/esl/high_level_synthesis/catapult_synthesis/.

[19]

W. A. Najjar, W. Bohm, B. A. Draper, J. Hammes, R. Rinker, J. R. Beveridge, M. Chawathe, and C. Ross. High-level language abstraction for reconfigurable computing. IEEE Computer, 36(8):63--69, 2003.

Digital Library

[20]

J. Nickolls and I. Buck. NVIDIA CUDA software and GPU parallel computing architecture. May 2007.

[21]

S. Sirowy, G. Stitt, and F. Vahid. C is for circuits: capturing fpga circuits as sequential code for portability. In Proc. 16th FPGA, pages 117--126, New York, NY, USA, 2008. ACM.

Digital Library

[22]

SystemC-Consortuim. SystemC language overview, 2000. http://www.systemc.org.

[23]

M. Taylor et al. Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In Proc. 31st ISCA, pages 2--13, June 2004.

Digital Library

[24]

W. Thies, M. Karczmarek, and S. P. Amarasinghe. StreamIt: A language for streaming applications. In Proc. 02 CC, pages 179--196, 2002.

Digital Library

[25]

Trimaran. An infrastructure for research in ILP, 2000. http://www.trimaran.org/.

[26]

Xilinx. Virtex-4 data sheets, 2004. http://www.xilinx.com/support/documentation/virtex-4.htm.

[27]

D. Zhang, Z. Li, H. Song, and L. Liu. A programming model for an embedded media processing architecture. volume 3553 of Lecture Notes in Computer Science, pages 251--261, July 2005.

Digital Library

Cited By

Cromjongh CTian YHofstee PAl-Ars Z(2023)Tydi-Chisel: Collaborative and Interface-Driven Data-Streaming Accelerators2023 IEEE Nordic Circuits and Systems Conference (NorCAS)10.1109/NorCAS58970.2023.10305451(1-7)Online publication date: 31-Oct-2023
https://doi.org/10.1109/NorCAS58970.2023.10305451
Fryer JGarcia P(2023)The Good, the Bad and the Ugly: Practices and Perspectives on Hardware Acceleration for Embedded Image ProcessingJournal of Signal Processing Systems10.1007/s11265-023-01885-595:10(1181-1201)Online publication date: 29-Jul-2023
https://doi.org/10.1007/s11265-023-01885-5
Schlaak CJuang TDubach CGrosser TLee K(2022)Optimizing data reshaping operations in functional IRs for high-level synthesisProceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3519941.3535069(61-72)Online publication date: 14-Jun-2022
https://dl.acm.org/doi/10.1145/3519941.3535069
Show More Cited By

Index Terms

Optimus: efficient realization of streaming applications on FPGAs
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
      1. Datapath optimization

Recommendations

Rapid Implementation of Embedded Systems using Xilinx Zynq Platform
SEEDA-CECNSM '16: Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference

In any digital system design, it is crucial to achieve the lowest time-to-market possible. Indeed, that need has pushed large FPGA manufacturers to produce SoCs which will implement reprogrammable logic along with CPU and DSP cores. Especially, during ...
PACT HDL: a compiler targeting ASICS and FPGAS with power and performance optimizations
Power aware computing

Recently, there has been a focus on high-level languages, C/C++ in particular, for hardware synthesis. At the same time, power dissipation is becoming an important metric in hardware design. This work presents PACT HDL, a C to HDL Compiler with ...
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations
CASES '02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems

Chip fabrication technology continues to plunge deeper into sub-micron levels requiring hardware designers to utilize ever-increasing amounts of logic and shorten design time. Toward that end, high-level languages such as C/C++ are becoming popular for ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CASES '08: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems

October 2008

274 pages

ISBN:9781605584690

DOI:10.1145/1450095

Program Chair:
Erik Altman
IBM

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 October 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ESWEEK 08

Sponsor:

ESWEEK 08: Fourth Embedded Systems Week

October 19 - 24, 2008

GA, Atlanta, USA

Acceptance Rates

Overall Acceptance Rate 52 of 230 submissions, 23%

Upcoming Conference

ESWEEK '24

Sponsor:
sigbed
sigbed
sigbed

Twentieth Embedded Systems Week

September 29 - October 4, 2024

Raleigh , NC , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

49
Total Citations
View Citations
524
Total Downloads

Downloads (Last 12 months)19
Downloads (Last 6 weeks)1

Reflects downloads up to 22 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

Cromjongh CTian YHofstee PAl-Ars Z(2023)Tydi-Chisel: Collaborative and Interface-Driven Data-Streaming Accelerators2023 IEEE Nordic Circuits and Systems Conference (NorCAS)10.1109/NorCAS58970.2023.10305451(1-7)Online publication date: 31-Oct-2023
https://doi.org/10.1109/NorCAS58970.2023.10305451
Fryer JGarcia P(2023)The Good, the Bad and the Ugly: Practices and Perspectives on Hardware Acceleration for Embedded Image ProcessingJournal of Signal Processing Systems10.1007/s11265-023-01885-595:10(1181-1201)Online publication date: 29-Jul-2023
https://doi.org/10.1007/s11265-023-01885-5
Schlaak CJuang TDubach CGrosser TLee K(2022)Optimizing data reshaping operations in functional IRs for high-level synthesisProceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3519941.3535069(61-72)Online publication date: 14-Jun-2022
https://dl.acm.org/doi/10.1145/3519941.3535069
Schlaak CJuang TDubach C(2022)Memory-Aware Functional IR for Higher-Level Synthesis of AcceleratorsACM Transactions on Architecture and Code Optimization10.1145/350176819:2(1-26)Online publication date: 31-Jan-2022
https://dl.acm.org/doi/10.1145/3501768
Lai YUstun EXiang SFang ZRong HZhang Z(2021)Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future ProspectsACM Transactions on Reconfigurable Technology and Systems10.1145/346966014:4(1-39)Online publication date: 13-Sep-2021
https://dl.acm.org/doi/10.1145/3469660
Thomas JHanrahan PZaharia MLarus JCeze LStrauss K(2020)FleetProceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3373376.3378495(639-651)Online publication date: 9-Mar-2020
https://dl.acm.org/doi/10.1145/3373376.3378495
Liu SLau FSchafer B(2020)Predictive Compositional Method to Design and Reoptimize Complex Behavioral DataflowsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.296644739:10(2615-2627)Online publication date: Oct-2020
https://doi.org/10.1109/TCAD.2020.2966447
Kristien MBodin BSteuwer MDubach CGibbons J(2019)High-level synthesis of functional patterns with LiftProceedings of the 6th ACM SIGPLAN International Workshop on Libraries, Languages and Compilers for Array Programming10.1145/3315454.3329957(35-45)Online publication date: 8-Jun-2019
https://dl.acm.org/doi/10.1145/3315454.3329957
Gedik B(2018)Stream Processing on Modern HardwareEncyclopedia of Database Systems10.1007/978-1-4614-8265-9_80758(3772-3776)Online publication date: 7-Dec-2018
https://doi.org/10.1007/978-1-4614-8265-9_80758
Izraelevitz AKoenig JLi PLin RWang AMagyar AKim DSchmidt CMarkley CLawson JBachrach JParameswaran S(2017)Reusability is FIRRTL groundProceedings of the 36th International Conference on Computer-Aided Design10.5555/3199700.3199728(209-216)Online publication date: 13-Nov-2017
https://dl.acm.org/doi/10.5555/3199700.3199728
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents