article

The use of triple-modular redundancy to improve computer reliability

Authors:

R. E. Lyons,

W. VanderkulkAuthors Info & Claims

IBM Journal of Research and Development, Volume 6, Issue 2

Pages 200 - 209

https://doi.org/10.1147/rd.62.0200

Published: 01 April 1962 Publication History

Abstract

One of the proposed techniques for meeting the severe reliability requirements inherent in certain future computer applications is described. This technique involves the use of triple-modular redundancy, which is essentially the use of the two-out-of-three votingc oncept at a low level. Effects of imperfect voting circuitry and of various interconnections logical elements are assessed. A hypothetical triple-modular redundant computer is subjected to a Monte Carlo program on the IBM 704, which simulates component failures. Reliability is thereby determined and compared with reliability obtained by analytical calculations based on simplifying assumptions.

References

[1]

J. Von Neumann, "Probabilistic Logics," Automata Studies, Princeton University Press, 1956.

Google Scholar

[2]

H. H. Goldstine, "Some Remarks on Logical Design and Program Checks," Proc. EJCC, Washington, D.C., Dec., 1953, pp. 96-98.

Crossref

Google Scholar

[3]

E. F. Moore and C. Shannon, "Reliable Circuits Using Less Reliable Relays," J. Franklin Inst., 262, 191-208, 281-297 (1956).

Crossref

Google Scholar

[4]

W. E. Dickinson and R. M. Walker, "Reliability Improvement by the Use of Multiple-Element Switching Circuits," IBM Journal 2, No. 2, 142 (1958).

Digital Library

Google Scholar

[5]

B. J. Flehinger, "Reliability Improvement Through Redundancy at Various System Levels," IBM Journal 2, No. 2, 148 (1958).

Digital Library

Google Scholar

[6]

D. E. Rosenheim and R. B. Ash, "Increasing Reliability by the Use of Redundant Machines," IRE Trans. on Elec. Comp., EC-8, No. 2, 125 (1959).

Crossref

Google Scholar

[7]

D. R. Cox and W. L. Smith, "On the Superposition of Renewal Processes," Biometrika 4, No. 1, 99 (1954).

Google Scholar

[8]

M. Cohn, "Redundancy in Complex Computers," Proceedings of the National Conference on Aeronautical Electronics, Dayton, Ohio, May, 1956, pp. 231-235.

Google Scholar

[9]

W. G. Brown, J. Tierney and R. Wasserman, "Improvement of Electronic-Computer Reliability Through the Use of Redundancy." IRE Trans. on Elec. Comp., EC-10, No. 3, 407 (1961).

Crossref

Google Scholar

[10]

G. Buzzell, W. Nutting and R. Wasserman, "Majority Gate Logic Improves Digital Systems Reliability," 1961 IRE National Convention Record, Part II. p. 264.

Google Scholar

[11]

W. C. Mann, "Systematically Introduced Redundancy in Logical Systems." 1961 IRE National Conuention Record, Part II. p. 241.

Google Scholar

[12]

S. Muroga, "Preliminary Study of the Probabilistic Behavior of a Digital Network with Majority Decision Elements," Rome Air Development Center, RADC-TN-60-146, August 1960.

Google Scholar

[13]

L. A. M. Verbeck, "Reliable Computation with Unreliable Circuitry." Proceedings of the First Bionics Symposium, Sept. 1960, PP. 83-92.

Google Scholar

Cited By

View all

Yousefloo MAkbari O(2024)Design Exploration of Fault-Tolerant Deep Neural Networks Using Posit Number Representation SystemIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2024.339655532:7(1350-1363)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1109/TVLSI.2024.3396555
Muttaki MRahman MKulkarni ATehranipoor MFarahmandi F(2024)FTC: A Universal Framework for Fault-Injection Attack Detection and PreventionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2024.338453132:7(1311-1324)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1109/TVLSI.2024.3384531
Castiglione LLupu E(2024)Which Attacks Lead to Hazards? Combining Safety and Security Analysis for Cyber-Physical SystemsIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2023.330977821:4(2526-2540)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1109/TDSC.2023.3309778
Show More Cited By

Recommendations

Reliability Analysis of N-Modular Redundancy Systems with Intermittent and Permanent Faults

It is well known that static redundancy techniques are very efficient against intermittent (transient) faults which constitute a large portion of logic faults in digital systems. However, very little theoretical work has been done in evaluating the ...
Transient Failures in Triple Modular Redundancy Systems with Sequential Modules

The effects of transient failures in sequential modules in systems using triple modular redundancy (TMR) cannot be neglected. A transient may place a sequential machine in an erroneous state, and the state may remain erroneous long after the transient ...
Triple modular redundancy

In computing, triple modular redundancy (TMR) is a fault tolerant form of N-modular redundancy, in which three systems perform a process and that result is processed by a voting system to produce a single output. If any one of the three systems fails, ...

Comments

Information & Contributors

Information

Published In

cover image IBM Journal of Research and Development

IBM Journal of Research and Development Volume 6, Issue 2

April 1962

114 pages

ISSN:0018-8646

Issue’s Table of Contents

Publisher

IBM Corp.

United States

Publication History

Published: 01 April 1962

Revised: 15 August 1961

Received: 01 September 1959

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

139
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yousefloo MAkbari O(2024)Design Exploration of Fault-Tolerant Deep Neural Networks Using Posit Number Representation SystemIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2024.339655532:7(1350-1363)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1109/TVLSI.2024.3396555
Muttaki MRahman MKulkarni ATehranipoor MFarahmandi F(2024)FTC: A Universal Framework for Fault-Injection Attack Detection and PreventionIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2024.338453132:7(1311-1324)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1109/TVLSI.2024.3384531
Castiglione LLupu E(2024)Which Attacks Lead to Hazards? Combining Safety and Security Analysis for Cyber-Physical SystemsIEEE Transactions on Dependable and Secure Computing10.1109/TDSC.2023.330977821:4(2526-2540)Online publication date: 1-Jul-2024
https://dl.acm.org/doi/10.1109/TDSC.2023.3309778
Lu LChen JUlbricht MKrstic M(2024)Toward Critical Flip-Flop Identification for Soft-Error Tolerance With Graph Neural NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.333196843:4(1135-1148)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1109/TCAD.2023.3331968
Rashidi B(2024)Fault-tolerant and error-correcting 4-bit S-boxes for cryptography applications with multiple errors detectionThe Journal of Supercomputing10.1007/s11227-023-05530-780:2(1464-1490)Online publication date: 1-Jan-2024
https://dl.acm.org/doi/10.1007/s11227-023-05530-7
Loeve WGrelck C(2023)Fault-tolerance at your Finger Tips with the TeamPlay Coordination LanguageProceedings of the 35th Symposium on Implementation and Application of Functional Languages10.1145/3652561.3652571(1-13)Online publication date: 29-Aug-2023
https://dl.acm.org/doi/10.1145/3652561.3652571
Shah DXue ZPattabiraman KAamodt T(2023)Characterizing and Improving Resilience of Accelerators to Memory Errors in Autonomous RobotsACM Transactions on Cyber-Physical Systems10.1145/36278288:3(1-33)Online publication date: 23-Oct-2023
https://dl.acm.org/doi/10.1145/3627828
Guernsey KPlacke SPoulos ACalhoun J(2023)Recovering Detectable Uncorrectable Errors via Spatial Data PredictionProceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis10.1145/3624062.3624120(507-515)Online publication date: 12-Nov-2023
https://dl.acm.org/doi/10.1145/3624062.3624120
Koblah DAcharya RCapecci DDizon-Paradis OTajik SGanji FWoodard DForte D(2023)A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design AutomationACM Transactions on Design Automation of Electronic Systems10.1145/356339128:2(1-57)Online publication date: 6-Mar-2023
https://dl.acm.org/doi/10.1145/3563391
Solov’ev V(2023)Structural Models for Failure Detection of Moore Finite-State MachinesJournal of Computer and Systems Sciences International10.1134/S106423072306010262:6(977-990)Online publication date: 1-Dec-2023
https://dl.acm.org/doi/10.1134/S1064230723060102
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Recommendations

Reliability Analysis of N-Modular Redundancy Systems with Intermittent and Permanent Faults

Transient Failures in Triple Modular Redundancy Systems with Sequential Modules

Triple modular redundancy

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations