research-article

Compositional system-level design exploration with planning of high-level synthesis

Authors:

Michele Petracca,

Luca P. CarloniAuthors Info & Claims

DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe

Pages 641 - 646

Published: 12 March 2012 Publication History

Abstract

The growing complexity of System-on-Chip (SoC) design calls for an increased usage of transaction-level modeling (TLM), high-level synthesis tools, and reuse of pre-designed components. In the framework of a compositional methodology for efficient SoC design exploration we present three main contributions: a concise library format for characterization and reuse of components specified in high-level languages like SystemC; an algorithm to prune alternative implementations of a component given the context of a specific SoC design; and an algorithm that explores compositionally the design space of the SoC and produces a detailed plan to run high-level synthesis on its components for the final implementation. The two algorithms are computationally efficient and enable an effective parallelization of the synthesis runs. Through a case study, we show how our methodology returns the essential properties of the design space at the system level by combining the information from the library of components and by identifying automatically those having the most critical impact on the overall design.

References

[1]

"2009 ITRS," Available at http://public.itrs.net.

[2]

W. Cesário et al., "Component-based design approach for multicore SoCs," in Proc. of DAC, 2002, pp. 789--794.

Digital Library

[3]

G. Martin and G. Smith, "High-level synthesis: Past, present, and future," IEEE Design Test of Computers, vol. 26, no. 4, pp. 18--25, Aug. 2009.

Digital Library

[4]

W. Kruijtzer et al., "Industrial IP integration flows based on IP-XACT#8482; standards," in Proc. of DATE, 2008, pp. 32--37.

Digital Library

[5]

T. Murata, "Petri nets: Properties, analysis and applications," Proceedings of the IEEE, vol. 77, no. 4, pp. 541--580, Apr. 1989.

[6]

A. S. Tranberg-Hansen and J. Madsen, "A compositional modelling framework for exploring MPSoC systems," in Proc. of CODES+ISSS, 2009, pp. 1--10.

Digital Library

[7]

C. V. Ramamoorthy and G. S. Ho, "Performance evaluation of asynchronous concurrent systems using Petri nets," IEEE Trans. on Software Engineering, vol. 6, pp. 440--449, 1980.

Digital Library

[8]

M. Sgroi, L. Lavagno, Y. Watanabe, and A. Sangiovanni-Vincentelli, "Synthesis of embedded software using free-choice Petri nets," in Proc. of DAC, 1999, pp. 805--810.

Digital Library

[9]

J. Campos and J. M. Colom, "A reachable throughput upper bound for live and safe free choice nets," in Proc. of the Intl. Conf. on Application and Theory of Petri Nets, Gjern, Denmark, Jun. 1991, pp. 237--256.

[10]

H.-Y. Liu, I. Diakonikolas, M. Petracca, and L. P. Carloni, "Supervised design space exploration by compositional approximation of Pareto sets," in Proc. of DAC, Jun. 2011, pp. 399--404.

Digital Library

[11]

E. J. Marinissen, B. Prince, D. Keltel-Schulz, and Y. Zorian, "Challenges in embedded memory design and test," in Proc. of DATE, Mar. 2005, pp. 722--727.

Digital Library

[12]

M. de Berg, O. Cheong, M. van Kreveld, and M. Overmars, Computational Geometry: Algorithms and Applications, 3rd ed. Springer, 2008.

Digital Library

[13]

J. Maggot, "Performance evaluation of concurrent systems using Petri nets," Information Processing Letters, pp. 7--13, 1984.

[14]

T. Yamada and S. Kataoka, "On some LP problems for performance evaluation of timed marked graphs," IEEE Trans. on Automatic Control, vol. 39, no. 3, pp. 696--698, Mar. 1994.

[15]

H. Javaid, X. He, A. Ignjatovic, and S. Parameswaran, "Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications," in Proc. of CODES+ISSS, 2010, pp. 75--84.

Digital Library

[16]

A. Kondratyev, L. Lavagno, M. Meyer, and Y. Watanabe, "Realistic performance-constrained pipelining in high-level synthesis," in Proc. of DATE, Mar. 2011, pp. 1--6.

[17]

S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge University Press, 2004.

Digital Library

[18]

B. C. Schafer, T. Takenaka, and K. Wakabayashi, "Adaptive simulated annealer for high level synthesis design space exploration," in Proc. of VLSI-DAT, Apr. 2009, pp. 106--109.

[19]

A. D. Pimentel, C. Erbas, and S. Polstra, "A systematic approach to exploring embedded system architectures at multiple abstraction levels," IEEE Trans. on Computers, vol. 55, pp. 99--112, Feb. 2006.

Digital Library

[20]

T. Givargis, F. Vahid, and J. Henkel, "System-level exploration for pareto-optimal configurations in parameterized system-on-a-chip," IEEE Trans. on VLSI Systems, vol. 10, no. 4, pp. 416--422, Aug. 2002.

Digital Library

[21]

B. C. Schafer and K. Wakabayashi, "Design space exploration acceleration through operation clustering," IEEE TCAD, vol. 29, no. 1, pp. 153--157, Jan. 2010.

Digital Library

[22]

G. Beltrame, L. Fossati, and D. Sciuto, "Decision-theoretic design space exploration of multiprocessor platforms," IEEE TCAD, vol. 29, no. 7, pp. 1083--1095, Jul. 2010.

Digital Library

[23]

G. Mariani et al., "A correlation-based design space exploration methodology for multi-processor systems-on-chip," in Proc. of DAC, 2010, pp. 120--125.

Digital Library

[24]

C. Haubelt and J. Teich, "Accelerating design space exploration using Pareto-front arithmetics," in Proc. of ASPDAC, Jan. 2003, pp. 525--531.

Digital Library

[25]

M. Geilen and T. Basten, "A calculator for Pareto points," in Proc. of DATE, 2007, pp. 285--290.

Digital Library

Cited By

Carloni LCota EGuglielmo GGiri DKwon JMantovani PPiccolboni LPetracca M(2019)Teaching Heterogeneous Computing with System-Level Design MethodsProceedings of the Workshop on Computer Architecture Education10.1145/3338698.3338893(1-8)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3338698.3338893
Jassi MHu YMueller-Gritschneder DSchlichtmann U(2018)Graph-Grammar-Based IP-Integration (GRIP)—An EDA Tool for Software-Defined SoCsACM Transactions on Design Automation of Electronic Systems10.1145/313938123:3(1-26)Online publication date: 11-Apr-2018
https://dl.acm.org/doi/10.1145/3139381
Piccolboni LMantovani PGuglielmo GCarloni L(2017)COSMOSACM Transactions on Embedded Computing Systems10.1145/312656616:5s(1-22)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126566
Show More Cited By

Index Terms

Compositional system-level design exploration with planning of high-level synthesis
1. Hardware

Recommendations

Layout-driven RTL binding techniques for high-level synthesis
ISSS '96: Proceedings of the 9th international symposium on System synthesis

The importance of effective and efficient accounting of layout effects is well-established in high-level synthesis (HLS), since it allows more realistic exploration of the design space and the generation of solutions with predictable metrics. This ...
High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective

High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow ...
High-Level Synthesis: Past, Present, and Future

Editor's note:This article presents the history and evolution of HLS from research to industry adoption. The authors offer insights on why earlier attempts to gain industry adoption were not successful, why current HLS tools are finally seeing adoption, ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe

March 2012

1690 pages

ISBN:9783981080186

General Chairs:
Wolfgang Rosenstiel
University of Tuebingen and edacentrum, DE
,
Enrico Macii
Politecnico di Torino, IT

Sponsors

EDAA: European Design Automation Association
ECSI
EDAC: Electronic Design Automation Consortium
SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA
The Russian Academy of Sciences: The Russian Academy of Sciences

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 12 March 2012

Check for updates

Qualifiers

Research-article

Conference

DATE '12

Sponsor:

EDAA
EDAC
SIGDA
The Russian Academy of Sciences

DATE '12: Design, Automation and Test in Europe

March 12 - 16, 2012

Dresden, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
69
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 23 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Carloni LCota EGuglielmo GGiri DKwon JMantovani PPiccolboni LPetracca M(2019)Teaching Heterogeneous Computing with System-Level Design MethodsProceedings of the Workshop on Computer Architecture Education10.1145/3338698.3338893(1-8)Online publication date: 22-Jun-2019
https://dl.acm.org/doi/10.1145/3338698.3338893
Jassi MHu YMueller-Gritschneder DSchlichtmann U(2018)Graph-Grammar-Based IP-Integration (GRIP)—An EDA Tool for Software-Defined SoCsACM Transactions on Design Automation of Electronic Systems10.1145/313938123:3(1-26)Online publication date: 11-Apr-2018
https://dl.acm.org/doi/10.1145/3139381
Piccolboni LMantovani PGuglielmo GCarloni L(2017)COSMOSACM Transactions on Embedded Computing Systems10.1145/312656616:5s(1-22)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126566
Pagliari DCasu MCarloni L(2017)Accelerators for Breast Cancer DetectionACM Transactions on Embedded Computing Systems10.1145/298363016:3(1-25)Online publication date: 28-Mar-2017
https://dl.acm.org/doi/10.1145/2983630
Pilato CMantovani PDi Guglielmo GCarloni L(2017)System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-ChipIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.261150636:3(435-448)Online publication date: 1-Mar-2017
https://dl.acm.org/doi/10.1109/TCAD.2016.2611506
Pilato CXu QMantovani PDi Guglielmo GCarloni LPalermo GFeo JTumeo AFranke H(2016)On the design of scalable and reusable accelerators for big data applicationsProceedings of the ACM International Conference on Computing Frontiers10.1145/2903150.2906141(406-411)Online publication date: 16-May-2016
https://dl.acm.org/doi/10.1145/2903150.2906141
Carloni L(2016)Invited - The case for embedded scalable platformsProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2905018(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2905018
Jassi MMüller-Gritschneder DSchlichtmann U(2015)GRIPProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744845(1-6)Online publication date: 7-Jun-2015
https://dl.acm.org/doi/10.1145/2744769.2744845
Shao YReagen BGu-Yeon Wei Brooks D(2015)The Aladdin Approach to Accelerator Design and ModelingIEEE Micro10.1109/MM.2015.5035:3(58-70)Online publication date: 1-May-2015
https://dl.acm.org/doi/10.1109/MM.2015.50
Shao YReagen BWei GBrooks DYew PZhai AKeckler S(2014)AladdinProceeding of the 41st annual international symposium on Computer architecuture10.5555/2665671.2665689(97-108)Online publication date: 14-Jun-2014
https://dl.acm.org/doi/10.5555/2665671.2665689
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten