poster

Improving software concurrency with hardware-assisted memory snapshot

Authors:

Kunle OlukotunAuthors Info & Claims

SPAA '08: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures

Page 363

https://doi.org/10.1145/1378533.1378596

Published: 14 June 2008 Publication History

Get Access

Abstract

We propose a hardware-assisted memory snapshot to improve software concurrency. It is built on top of the hardware resources for transactional memory and allows for easy development of system software modules such as concurrent garbage collector and dynamic profiler.

References

[1]

L. Hammond, V. Wong, et al. Transactional Memory Coherence and Consistency. In the Proc.of the 31st Intl. Symp. on Computer Architecture (ISCA), Munich, Germany, June 2004.

Digital Library

Google Scholar

[2]

P. Jayanti. An optimal multi-writer snapshot algorithm. In STOC'05: Proc. of the 37th ACM symp. on Theory of computing, 2005.

Digital Library

Google Scholar

Cited By

View all

Sherry JGao PBasu SPanda AKrishnamurthy AMaciocco CManesh MMartins JRatnasamy SRizzo LShenker S(2015)Rollback-Recovery for MiddleboxesACM SIGCOMM Computer Communication Review10.1145/2829988.278750145:4(227-240)Online publication date: 17-Aug-2015
https://dl.acm.org/doi/10.1145/2829988.2787501
Sherry JGao PBasu SPanda AKrishnamurthy AMaciocco CManesh MMartins JRatnasamy SRizzo LShenker SUhlig SMaennel OKarp BPadhye J(2015)Rollback-Recovery for MiddleboxesProceedings of the 2015 ACM Conference on Special Interest Group on Data Communication10.1145/2785956.2787501(227-240)Online publication date: 17-Aug-2015
https://dl.acm.org/doi/10.1145/2785956.2787501

Index Terms

Improving software concurrency with hardware-assisted memory snapshot
1. Computer systems organization
  1. Architectures
    1. Parallel architectures

Recommendations

Accelerating GPU Hardware Transactional Memory with Snapshot Isolation
ISCA '17: Proceedings of the 44th Annual International Symposium on Computer Architecture

Snapshot Isolation (SI) is an established model in the database community, which permits write-read conflicts to pass and aborts transactions only on write-write conflicts. With the Write Skew anomaly correctly eliminated, SI can reduce the occurrence ...
Relaxed Concurrency Control in Software Transactional Memory

Some of today's TM systems implement the two-phase-locking (2PL) algorithm which aborts transactions every time a conflict occurs. 2PL is a simple algorithm that provides fast transactional operations. However, it limits concurrency in benchmarks with ...
Applying transactional memory to concurrency bugs
ASPLOS '12

Multithreaded programs often suffer from synchronization bugs such as atomicity violations and deadlocks. These bugs arise from complicated locking strategies and ad hoc synchronization methods to avoid the use of locks. A survey of the bug databases of ...

Comments

Information & Contributors

Information

Published In

SPAA '08: Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures

June 2008

380 pages

ISBN:9781595939739

DOI:10.1145/1378533

General Chair:
Friedhelm Meyer auf der Heide
University of Paderborn, Germany
,
Program Chair:
Nir Shavit
Tel-Aviv University, Israel, and Sun Labs, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 14 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

SPAA08

Sponsor:

SPAA08: 20th ACM Symposium on Parallelism in Algorithms and Architectures

June 14 - 16, 2008

Munich, Germany

Acceptance Rates

Overall Acceptance Rate 447 of 1,461 submissions, 31%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
162
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sherry JGao PBasu SPanda AKrishnamurthy AMaciocco CManesh MMartins JRatnasamy SRizzo LShenker S(2015)Rollback-Recovery for MiddleboxesACM SIGCOMM Computer Communication Review10.1145/2829988.278750145:4(227-240)Online publication date: 17-Aug-2015
https://dl.acm.org/doi/10.1145/2829988.2787501
Sherry JGao PBasu SPanda AKrishnamurthy AMaciocco CManesh MMartins JRatnasamy SRizzo LShenker SUhlig SMaennel OKarp BPadhye J(2015)Rollback-Recovery for MiddleboxesProceedings of the 2015 ACM Conference on Special Interest Group on Data Communication10.1145/2785956.2787501(227-240)Online publication date: 17-Aug-2015
https://dl.acm.org/doi/10.1145/2785956.2787501

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Accelerating GPU Hardware Transactional Memory with Snapshot Isolation

Relaxed Concurrency Control in Software Transactional Memory

Applying transactional memory to concurrency bugs