Export Citations
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
- research-articleSeptember 2024
Timing-aware analysis of shared cache interference for non-preemptive scheduling
AbstractIn multi-core architectures, the last-level cache (LLC) is often shared between cores. Sharing the LLC leads to inter-core interference, which impacts system performance and predictability. This means that tasks running in parallel on different ...
- research-articleSeptember 2024
Multi-core interference over-estimation reduction by static scheduling of multi-phase tasks
AbstractInterference between tasks running on separate cores in multi-core processors is a major challenge to predictability for real-time systems, and a source of over-estimation of worst-case execution duration bounds. This paper investigates how the ...
- research-articleJune 2024
MemPol: polling-based microsecond-scale per-core memory bandwidth regulation
AbstractIn today’s multiprocessor systems-on-a-chip, the shared memory subsystem is a known source of temporal interference. The problem causes logically independent cores to affect each other’s performance, leading to pessimistic worst-case execution ...
- research-articleJuly 2024
Aries: A DNN Inference Scheduling Framework for Multi-core Accelerators
CNIOT '24: Proceedings of the 2024 5th International Conference on Computing, Networks and Internet of ThingsPages 186–191https://doi.org/10.1145/3670105.3670136To effectively deploy the scaling-up Deep Neural Networks (DNN), the architecture of deep learning accelerators has evolved to multi-core architecture. Deploying these models to multi-core neural processor units (NPU) requires intricate processes such ...
- research-articleApril 2024
A light-weight neuromorphic controlling clock gating based multi-core cryptography platform
Microprocessors & Microsystems (MSYS), Volume 106, Issue Chttps://doi.org/10.1016/j.micpro.2024.105040AbstractWhile speeding up cryptography tasks can be accomplished by using a multi-core architecture to parallelize computation, one of the major challenges is optimizing power consumption. In principle, depending on the computation workload, individual ...
-
- research-articleDecember 2023
AuRORA: Virtualized Accelerator Orchestration for Multi-Tenant Workloads
MICRO '23: Proceedings of the 56th Annual IEEE/ACM International Symposium on MicroarchitecturePages 62–76https://doi.org/10.1145/3613424.3614280With the widespread adoption of deep neural networks (DNNs) across applications, there is a growing demand for DNN deployment solutions that can seamlessly support multi-tenant execution. This involves simultaneously running multiple DNN workloads on ...
- research-articleFebruary 2024
Design and Implementation of High Frame Rate Camera System Based on Multi-core MPSoc
ICCPR '23: Proceedings of the 2023 12th International Conference on Computing and Pattern RecognitionPages 554–561https://doi.org/10.1145/3633637.3633723This paper is based on the Zynq UltraScale plus EV series MPSoc hardware platform. To meet the demand of 1080P@500FPS high-speed video with large capacity data storage and high performance, multiple Cortex-A53 cores on the ARM side of the processor are ...
- research-articleSeptember 2023
Parallel approaches to extract multi-level high utility itemsets from hierarchical transaction databases
AbstractIn the field of data mining, high utility itemset mining (HUIM) is a relevant mining task, with the aim of analyzing customer transaction databases. HUIM consists of exploiting the set of items that are often purchased together and ...
Highlights- Parallelism is applied at many parts of the algorithm to improve mining performance.
- research-articleJanuary 2023
A fine-grained mixed precision DNN accelerator using a two-stage big–little core RISC-V MCU
Integration, the VLSI Journal (INTG), Volume 88, Issue CPages 241–248https://doi.org/10.1016/j.vlsi.2022.10.006AbstractDeep neural networks (DNNs) are widely used in modern AI systems, and their dedicated accelerators have become a promising option for edge scenarios due to the energy efficiency and high performance. Since the DNN model requires ...
Graphical abstractDisplay Omitted
Highlights- A mixed precision structure to process different effective bit-width weights separately.
- research-articleDecember 2022
A framework for multi-core schedulability analysis accounting for resource stress and sensitivity
AbstractTiming verification of multi-core systems is complicated by contention for shared hardware resources between co-running tasks on different cores. This paper introduces the Multi-core Resource Stress and Sensitivity (MRSS) task model that ...
- research-articleNovember 2022
Machine learning approach for software defect prediction using multi-core parallel computing
Automated Software Engineering (KLU-AUSE), Volume 29, Issue 2https://doi.org/10.1007/s10515-022-00340-2AbstractDefect prediction in software development is a very active topic of study. Software defect prediction (SDP) findings give the list of defect-prone source code artefacts, enabling quality assurance teams to efficiently allocate limited resources ...
- research-articleSeptember 2022
Parallelizing filter-and-verification based exact set similarity joins on multicores
AbstractSet similarity join (SSJ) is a well studied problem with many algorithms proposed to speed up its performance. However, its scalability and performance are rarely discussed in modern multicore environments. Existing algorithms assume a ...
Highlights- Multi-threading has not yet been considered to speed up set similarity joins.
- ...
- research-articleMay 2022
Tight Lower bound on power consumption for scheduling real-time periodic tasks in core-level DVFS systems
AbstractDynamic voltage and frequency scaling (DVFS) is a widely used solution to reduce power consumption. Modern multi-core architectures support core-level DVFS, where each core has its own power supply and can change its frequency ...
Highlights- The optimal frequency setting of a core-level DVFS system is proved. This frequency setting can minimize the total power consumption when core number is ...
- research-articleApril 2022
Defining Parallel Local Search Procedures with Neighborhood Combinators
AbstractThis paper presents a declarative approach for building parallel local search algorithms. The goal is to easily achieve speed improvements thanks to the growth both in multi-core hardware and the massive availability of distributed computing power,...
- research-articleDecember 2021
Parallel algorithm for fringe pattern demodulation
Journal of Real-Time Image Processing (SPJRTIP), Volume 18, Issue 6Pages 2441–2451https://doi.org/10.1007/s11554-021-01129-4AbstractIn this paper, we present a parallel implementation of a fixed-point algorithm for finding the solution of the total variation model for phase demodulation. The total variation model is efficient in estimating discontinuous phase maps, background ...
- research-articleNovember 2021
High performance and energy efficient sobel edge detection
Microprocessors & Microsystems (MSYS), Volume 87, Issue Chttps://doi.org/10.1016/j.micpro.2021.104368AbstractSobel edge detection is widely used in computer vision and image processing but its processing time becomes a serious problem in real-time environments, especially when an image is very large. Instead of utilizing a hardware-...
- research-articleAugust 2021
A systematic methodology to migrate complex real-time software systems to multi-core platforms
Journal of Systems Architecture: the EUROMICRO Journal (JOSA), Volume 117, Issue Chttps://doi.org/10.1016/j.sysarc.2021.102087AbstractThis paper proposes a systematic three-stage methodology for migrating complex real-time industrial software systems from single-core to multi-core computing platforms. Single-core platforms have limited computational capabilities that ...