Abstract
This paper shows how the Xilinx System Generator can be used to develop hardware-based computer vision algorithms from a system level approach without the necessity of in-depth knowing neither a hardware description language nor the particulars of the hardware platform. Also, it is demonstrated that Simulink can be employed as a co-design and co-simulation platform for rapid prototyping of Computer Vision HW/SW systems. To do this, a library of optimized image processing components based on XSG and Matlab has been developed and tested in hybrid schemes including HW and SW modules. As a part of the testing, results of the prototyping and co-simulation of a HW/SW Computer Vision System for the automated inspection of tangerine segments are presented.
This work has been partially supported by the Spanish CITYT Project COSIVA (TIC 2000-1765-C03-02).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Arnout, G.: C for System Level Design. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (March 1999)
Panda, P.R.: SystemC - a modeling platform supporting multiple design abstractions. In: Proceedings of the 14th ISSS, pp. 75–80 (2001)
Hwang, J., Milne, B., Shirazi, N., Stroomer, J.: System Level Tools for DSP in FPGAs. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 534–543. Springer, Heidelberg (2001)
SystemC, Available: http://www.systemc.org
System Generator: Reference guide, http://www.xilinx.com/
DSP builder, Available: http://www.altera.com/
The Math Works Inc., http://www.mathworks.com
Líčko, M., Schier, J., Tichý, M., Kühl, M.: MATLAB/Simulink Based Methodology for Rapid-FPGA-Prototyping. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 984–987. Springer, Heidelberg (2003)
Denning, D., Harold, N., Devlin, M., Irvine, J.: Using System Generator to Design a Reconfigurable Video Encryption System. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 980–983. Springer, Heidelberg (2003)
Lisa, F., Cuadrado, F., Rexachs, D., Carrabina, J.: A reconfigurable coprocessor for a PCI-based real time computer vision system. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol. 1304, pp. 392–399. Springer, Heidelberg (1997)
Wang, K., Chia, T., Chen, Z., Lou, D.: Parallel Execution of a Connected Component Labeling Operation on a Linear Array Architecture. Journal of Information Science and Engineering 19, 353–370 (2003)
ModelSim, Available: http://www.model.com
Nallatech, http://www.nallatech.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Toledo, A., Vicente-Chicote, C., Suardíaz, J., Cuenca, S. (2005). Xilinx System Generator Based HW Components for Rapid Prototyping of Computer Vision SW/HW Systems. In: Marques, J.S., Pérez de la Blanca, N., Pina, P. (eds) Pattern Recognition and Image Analysis. IbPRIA 2005. Lecture Notes in Computer Science, vol 3522. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11492429_80
Download citation
DOI: https://doi.org/10.1007/11492429_80
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26153-7
Online ISBN: 978-3-540-32237-5
eBook Packages: Computer ScienceComputer Science (R0)