Abstract
This paper describes a functionality-based instruction-level power analysis model, which aims at reducing workload of computing inter-instruction power and keeping the convenience to observe necessary parameters from a source-code description. The model treats the total power as the sum of basic power of individual functional component and switching power of consecutive components pairs. To get the switching power, the switching activities between two functional components are treated as one changing from working state to sleeping state and the other from sleeping state to working state. NOP instructions are used to model transitions between the two states. The model is experimentally validated on a wide range of embedded software routines. Experiments show that our model is within 95% accuracy on the average, and can reduce the workload from a complexity of O(n 2), which is the workload of traditional instruction-level energy estimation techniques, to a complexity of O(n).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Vivek, T., Sharad, M., Andrew, W.: Power analysis of embedded software: A First step towards software power minimization. IEEE Transactions on VLSI Systems 2(4), 437–445 (1994)
Huzefa, M., Michael, O.R., Jane, I.M.: Module energy characterization using clustering. In: Proceedings of Design Automation Conference (June 1996)
Klass, B., Thomas, D., Schmit, H., Nagle, D.: Modeling inter-instruction energy effects in a digital signal processor. In: Power-Driven Microarchitecture Workshop (June 1998)
Burger, D., Austin, T.M.: SimpleScalar Tool Set, Univ. of Wisconsin-Madison Computer Science Dept., Tech, Report #1342 (June 1997)
Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.: Efficient power co-estimation techniques for system-on-chip design. In: Proc. Design and Test Europe, March 2000, pp. 27–34 (2000)
Qu, G., Kawabe, N., Usami, K., Pothonjak, M.: Function-level power estimation methodology for microprocessors. In: Proc. Design Automation Conf., June 2000, pp. 810–813 (2000)
Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural Level Power Analysis and Optimizations. Princeton Univ., Princeton
Chandrakasan, A.P., Sinha, A.: JouleTrack: A Web Based Tool for Software Energy Profiling. In: Proc. 38th Conference on Design Automation, June 2001, pp. 220–225 (2001)
Mehta, H., Owens, R.M., Irwin, M.J.: Instruction Level Power Profiling. In: ICASSP 1996, pp. 3326–3329 (1996)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chen, J., Wang, Sy., Dong, Y., Dai, Gl., Yang, Y. (2005). A Functionality Based Instruction Level Software Power Estimation Model for Embedded RISC Processors. In: Wu, Z., Chen, C., Guo, M., Bu, J. (eds) Embedded Software and Systems. ICESS 2004. Lecture Notes in Computer Science, vol 3605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11535409_64
Download citation
DOI: https://doi.org/10.1007/11535409_64
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28128-3
Online ISBN: 978-3-540-31823-1
eBook Packages: Computer ScienceComputer Science (R0)