Abstract
A rule-based system can be a solution for context reasoning in context-aware computing systems. In this paper we propose new flexible SoC (System-on-a-Chip) architecture for real-time rule-based system. The proposed architecture can match up values and variables of the left-hand sides of ‘if-then rules’ (rule’s LHS) in parallel. Compared to previous hardware rule-based system, we reduce the number of constraints on rule representations and combinations of condition terms in rule’s LHS by using a modified contents addressable memory and a crossbar switch network (CSN). The modified contents addressable memory (CAM), in which the match operation of the system is processed in parallel, stores the rule-base of the system. The crossbar switch network is located between the input buffer that stores external raw input data and the working memory, and can freely configure condition operation of rule’s LHS and working memory with stored data within the input buffer. The proposed SoC systems architecture has been designed and verified in a SoC development platform called SystemC.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Kanter, T.G.: Attaching context-aware services to moving locations Internet Computing. IEEE 7(2), 43–51 (2003)
Forgy, C.L.: RETE: A Fast Algorithm for the Many Pattern/Many Object Pattern Match Problem. Artificial Intelligence 19, 17–37 (1982)
Gupta, A., Forgy, C., Newell, A.: High Speed Implementations of rule-based systems. ACM Transactions on Computer Systems 7, 119–146 (1989)
Pratibha, Dasiewicz, P.: A CAM Based Architecture for Production System Matching. In: Delgado- Frias, J.G., Moore, W.R. (eds.) VLSI for Artificial Intelligence and Neural Networks, pp. 57–66. Plenum Press ,New York (1991) (reprinted in)
Dou, C.: A highly-parallel match architecture for AI production systems using applicationspecific associative matching processors. In: Application-Specific Array Processors, Proceeding, International Conference (1993), pp. 180–183 (1993)
Lee, K.M., et al.: An SoC-based Context-aware System Architecture. In: Negoita, M.G., Howlett, R.J., Jain, L.C. (eds.) KES 2004. LNCS (LNAI), vol. 3215, pp. 573–580. Springer, Heidelberg (2004)
Morris Mano, M.: Computer System Architecture, 3rd edn., pp. 456–768. Prentice Hall, Englewood Cliffs (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lee, S.W. et al. (2005). Real-Time System-on-a-Chip Architecture for Rule-Based Context-Aware Computing. In: Khosla, R., Howlett, R.J., Jain, L.C. (eds) Knowledge-Based Intelligent Information and Engineering Systems. KES 2005. Lecture Notes in Computer Science(), vol 3681. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11552413_144
Download citation
DOI: https://doi.org/10.1007/11552413_144
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28894-7
Online ISBN: 978-3-540-31983-2
eBook Packages: Computer ScienceComputer Science (R0)