Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings

  • Conference proceedings
  • © 2005

Overview

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 3728)

Part of the book sub series: Programming and Software Engineering (LNPSE)

Included in the following conference series:

Conference proceedings info: PATMOS 2005.

This is a preview of subscription content, log in via an institution to check access.

Access this book

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

About this book

Welcome to the proceedings of PATMOS 2005, the 15th in a series of international workshops.PATMOS2005wasorganizedbyIMECwithtechnicalco-sponsorshipfrom the IEEE Circuits and Systems Society. Over the years, PATMOS has evolved into an important European event, where - searchers from both industry and academia discuss and investigate the emerging ch- lenges in future and contemporary applications, design methodologies, and tools - quired for the developmentof upcominggenerationsof integrated circuits and systems. The technical program of PATMOS 2005 contained state-of-the-art technical contri- tions, three invited talks, a special session on hearing-aid design, and an embedded - torial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, char- terization, analysis and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert revi- ers, selected the 74 papers to be presented at PATMOS. The papers were divided into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, the review process was anonymous, full papers were required, and several reviews were carried out per paper. Beyond the presentations of the papers, the PATMOS technical program was - riched by a series of speeches offered by world class experts, on important emerging research issues of industrial relevance. Prof. Jan Rabaey, Berkeley, USA, gave a talk on “Traveling the Wild Frontier of Ulta Low-Power Design”, Dr. Sung Bae Park, S- sung, gave a presentation on “DVL (Deep Low Voltage): Circuits and Devices”, Prof.

Similar content being viewed by others

Keywords

Table of contents (82 papers)

  1. Session 1: Low-Power Processors

  2. Session 2: Code Optimization for Low-Power

  3. Session 3: High-Level Design

  4. Session 4: Telecommunications and Signal Processing

Other volumes

  1. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

Editors and Affiliations

  • Electrical and Computer Engineering Department, University of Patras, Greece

    Vassilis Paliouras

  • IMEC, Heverlee, Belgium

    Johan Vounckx

  • Dept. of Electrical Engineering, VUB, Brussels, Belgium

    Diederik Verkest

Bibliographic Information

Publish with us