Abstract
An alternative way to reduce power consumption using dynamic voltage scaling is presented. The originality of this approach is the modeling and simulation of a system where each application indicates its performance needs (in MIPS) to the operating system, which in turn is able to know the global speed requirements of the system to meet all real time application deadlines. To achieve this level of control, a co-processor is described, that receives a set point command from the OS, and manages a DC/DC converter implemented as a charge pump, in order to have the system speed fitting this set point. This architecture is especially suited for asynchronous processors but can be adapted for synchronous ones as well.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Benini, L., Bogliolo, A., De Micheli, G.: A Survey of Design Techniques for System- Level Dynamic Power Management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8(3), 299–316 (2000)
Pering, T., Burd, T., Broderesen, R.: Dynamic Voltage Scaling and the Design of a Low- Power Microprocessor System. In: Power-Driven Microarchitecture Workshop, in conjunction with Intl. Symposium on Computer Architecture, Barcelona, Spain (June 1998)
Pering, T., Burd, T., Brodersen, R.: Voltage Scheduling in the lpARM Microprocessor System. In: ISLPED 2000, Rapallo, Italy, pp. 96–101 (2000)
Martin, Flautner, Mudge, Blaauw: Combined dynamic voltage and adaptive body biasing for low power microprocessors under dynamic workload. In: ICCAD 2002 (2002)
Labonne, E., Sicard, G., Renaudin, M.: Dynamic voltage Scaling and Adaptive Body Biasing study for Asynchronous design. TIMA-RR–04/06-01-FR, TIMA Lab. Research Reports (2004), http://tima.imag.fr
Govil, K., Chan, E., Wasserman, H.: Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU. In: Proc. 1st Int.l Conference on Mobile Computing and Networking (November 1995)
Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced CPU energy. In: Proc. 1st Symp. on Operating Systems Design and Implementation, November 1994, pp. 13–23 (1994)
Burd, T., Brodersen, R.: Energy Efficient CMOS Microprocessor Design. In: Proc. 28th Hawaii Int.l Conf. on System Sciences (1995)
Srivastava, M., Chandrakasan, A., Brodersen, R.: Predictive system shutdown and other architectural techniques for energy efficient programmable computation. IEEE Transactions on VLSI System 4(1) (1996)
Emnett, F., Biegel, M.: Power Reduction Through RTL Clock Gating. Synopsys User Group, San Jose (March 2000)
Pering, T., Burd, T., Brodersen, R.W.: The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms. In: Proc. 1998 Int.l Symp. On Low Power Electronics Design (1998)
Flautner, K.: Automatic Monitoring for Interactive Performance and Power Reduction. Dissertation, Michigan University (2001)
Benini, L., Bogliolo, A., De Micheli, G.: A survey of design techniques for system-level dynamic power management. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 8(3), 299–316 (2000)
Martin, A.J.: An asynchronous approach to energy-efficient computing and communication. In: SSGRR 2000 (August 2000)
Renaudin, M., Vivet, P., Robin, F.: ASPRO: an asynchronous 16-bit RISC Microprocessor with DSP capabilities. In: ESSCIRC, Duisburg, Germany (1999)
Piguet, C.: Low Power Electronics Design. CRC Press, Boca Raton (2005) ISBN 0-8493-1941-2
Martin, A.J., Nyström, M., et al.: The Lutonium: A Sub-Nanojoule Asynchronous 8051 Microcontroller. In: IEEE Int. Symp. Async. Systems and Circuits (May 2003)
Pedram, M.: Design Technologies for Low Power VLSI. In: Encyclopedia of Computer Science and Technology, vol. 36, pp. 73–96. Marcel Dekker, Inc., New York (1997)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Rios-Arambula, D., Buhrig, A., Renaudin, M. (2005). Power Consumption Reduction Using Dynamic Control of Micro Processor Performance. In: Paliouras, V., Vounckx, J., Verkest, D. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005. Lecture Notes in Computer Science, vol 3728. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11556930_2
Download citation
DOI: https://doi.org/10.1007/11556930_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29013-1
Online ISBN: 978-3-540-32080-7
eBook Packages: Computer ScienceComputer Science (R0)