Abstract
Bandwidth demands of communication networks are rising permanently. Thus, the requirements to modern routers regarding packet classification are rising accordingly. Conventional algorithms for packet classification use either a huge amount of memory or have high computational demands to perform the task. Using a hash function in order to classify packets is promising regarding both memory and computation time. However, such a hash function needs to be of high performance and cheap in hardware costs. These two design goals are contradictory. To limit the costs of a hardware implementation, known good hash functions, as used for software implementations of encryption algorithms, are applicable to only a limited extend. To achieve the goals mentioned above, an adaptive hash function is needed. In this paper, an approach for a hardware packet classifier using an evolvable hash function is presented. It consists of an evolutionary algorithm which is entirely implemented in hardware.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Gupta, P., McKweon, N.: Algorithms for packet classification. IEEE Network, 24–32 (2001)
Gupta, P., McKweon, N.: Packet classification using hierarchical intelligent cuttings. IEEE Micro., 34–41 (2000)
Goldberg, D.E.: Genetic algorthms in search, optimization, and machine learning. Addison-Wesley, Reading (1999) (20th printing)
Yao, X., Higuchi, T.: Promises and challenges of evolvable hardware. IEEE Transactions on Systems, Man, and Cybernetics - Part C (1999)
Knuth, D.E.: The art of computer programming, sorting and searching, 3rd edn., vol. 3. Addison-Wesley, Reading (1998)
Tufte, G., Haddow, P.C.: Prototyping a ga pipeline for complete hardware evolution. Evolvable Hardware, 143–150 (1999)
Damiani, E., Tettamanzi, A.G.B.: On-line evolution of fpga-based circuits: A case study on hash functions. Evolvable Hardware, 33–36 (1999)
Broder, A., Mitzenmacher, M.: Using multiple hash functions to improve ip lookups. IEEE Infocom., 1454–1463 (2001)
Kubisch, S., Hecht, R., Timmermann, D.: Design flow on a chip - an evolvable hw/sw platform. In: 2nd IEEE ICAC, pp. 393–394 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Widiger, H., Salomon, R., Timmermann, D. (2006). Packet Classification with Evolvable Hardware Hash Functions – An Intrinsic Approach. In: Ijspeert, A.J., Masuzawa, T., Kusumoto, S. (eds) Biologically Inspired Approaches to Advanced Information Technology. BioADIT 2006. Lecture Notes in Computer Science, vol 3853. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11613022_8
Download citation
DOI: https://doi.org/10.1007/11613022_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-31253-6
Online ISBN: 978-3-540-32438-6
eBook Packages: Computer ScienceComputer Science (R0)