Abstract
Java, with its advantages as being an overspread multiplatform object oriented language, has been gaining popularity in the embedded system market over the years. Furthermore, because of its extra layer of interpretation, it is also believed that it is a slow language while being executed. However, when this execution is done directly in hardware, advantages because of its stack nature start to appear. One of these advantages concerns the memory utilization, impacting in less accesses and cache misses. In this work we analyze this impact in performance and energy consumption, comparing a Java processor with a RISC one based on a MIPS with similar characteristics.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
The Embedded Software Strategic Market Intelligence. Java in Embedded Systems, http://www.vdc-corp.com/
McAteer, S.: Java will be the dominant handset platform, www.microjava.com/articles/perspective/zelos/
Mulchandani, D.: Java for Embedded Systems. Internet Computing 31(10), 30–39 (1998)
Lawton: Moving Java into Mobile Phones. Computer 35(6), 17–20 (2002)
Koopman, P.: Stack Computers: The New Wave, 1st edn. Halsted Press (1989)
Segars, S.: Low power design techniques for microprocessors. Int. Solid-State Circuits Conf. Tutorial (2001)
O’Connor, J.M., Tremblat, M.: Picojava-I: the Java Virtual Machine in Hardware. IEEE Micro 17(2), 45–53 (1997)
Sun Microsystems, PicoJava-II Microarchitecture Guide (March 1999)
Shiue, W., Chakrabarti, C.: Memory Design and Exploration for Low Power, Embedded Systems. The Journal of VLSI Signal Processing - Systems for Signal, Image, and Video Technology 29(3), 167–178 (2001)
Zhang, C., Vahid, F., Najjar, W.: A highly configurable cache architecture for embedded systems. In: Proceedings of the 30th annual international symposium on Computer architecture (ISCA) (2003)
Zhang, C., Yang, J., Vahid, F.: Low Static-Power Frequent-Value Data Caches. In: Proceedings of the Design, Automation and Test in Europe Conference (DATE) (2004)
Banakar, R., Steinke, S., Lee, B., Balakrishnan, M., Marwedel, P.: Scratchpad Memory: A Design Alternative for Cache On-chip memory in Embedded Systems. In: Proc. of the 10th International Workshop on Hardware/Software Codesign, CODES (2002)
Hennessy, J.L., Patterson, D.A.: Computer Organization and Design: The Hardware/Software Interface, 3rd edn. Morgan Kaufmann Publishers, San Francisco (2005)
Beck, A.C.S., Carro, L.: Low Power Java Processor for Embedded Applications. In: IFIP 12th International Conference on Very Large Scale Integration, Germany (2003)
Reinman, G., Jouppi, N.: Extensions to cacti (unpublished document, 1999)
Gregg, D., Power, J.: Platform Independent Dynamic Java Virtual Machine Analysis: the Java Grande Forum Benchmark Suite. In: Joint ACM Java Grande - ISCOPE Conf. Proc. (2001)
Puttaswamy, K., Choi, K., Park, J.C., Mooney, V.J., Chatterjee, A., Ellervee, P.: System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory. In: ISSS 2002 (October 2002)
Java Tecnology Homepage, http://java.sun.com/
GCC Homepage, http://gcc.gnu.org/
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Beck, A.C.S., Rutzig, M.B., Carro, L. (2006). Advantages of Java Processors in Cache Performance and Power for Embedded Applications. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2006. Lecture Notes in Computer Science, vol 4017. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11796435_33
Download citation
DOI: https://doi.org/10.1007/11796435_33
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36410-8
Online ISBN: 978-3-540-36411-5
eBook Packages: Computer ScienceComputer Science (R0)