Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

High-Radix Addition and Multiplication in the Electron Counting Paradigm Using Single Electron Tunneling Technology

  • Conference paper
Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4017))

Included in the following conference series:

  • 946 Accesses

Abstract

The Electron Counting (EC) paradigm was proved to be an efficient methodology for computing arithmetic operations in Single Electron Tunneling (SET) technology. In previous research EC based addition and multiplication have been implemented. However, the effective performance of these schemes is diminished by fabrication technology imposed practical limitations. To alleviate this problem high radix computation was suggested. In this paper we present a high radix EC addition scheme and a high radix EC multiplication scheme. For both arithmetic operations, we first briefly present the normal (non high radix) EC schemes. Second, we present the high radix schemes and explain their functionality. Third, we explain the implementation of the high radix schemes in details. Finally, we present simulation results and evaluate the schemes in terms of delay and area cost.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Waser, R. (ed.): Nanoelectronics and Information Technology - Advanced Electronic Materials and Novel Devices, 1st edn. Wiley-VCH, Berlin (2003)

    Google Scholar 

  2. International Technology Roadmap for Semiconductors, 2003 Edition, Executive Summary (2003), Downloadable from website: http://public.itrs.net/Home.htm

  3. Likharev, K.: Single-Electron Devices and Their Applications. Proceeding of the IEEE 87, 606–632 (1999)

    Article  Google Scholar 

  4. Lageweg, C., Cotofana, S., Vassiliadis, S.: Static buffered set based logic gates. In: 2nd IEEE Conference on Nanotechnology (NANO), pp. 491–494 (2002)

    Google Scholar 

  5. Cotofana, S., Lageweg, C., Vassiliadis, S.: On computing addition related arithmetic operations via controlled transport of charge. In: Proceedings of 16th IEEE Symposium on Computer Arithmetic, pp. 245–252 (2003)

    Google Scholar 

  6. Cotofana, S., Lageweg, C., Vassiliadis, S.: Addition Related Arithmetic Operations via Controlled Transport of Charge. IEEE Transactions of Computers 54, 243–256 (2005)

    Article  Google Scholar 

  7. Wasshuber, C.: About Single-Electron Devices and Circuits. PhD thesis, TU Vienna (1998)

    Google Scholar 

  8. Ishibashi, K., Tsuya, D., Suzuki, M., Aoyagi, Y.: Fabrication of a Single-Electron Inverter in Multiwall Carbon Nanotubes. Applied Physics Letters 82, 3307–3309 (2001)

    Article  Google Scholar 

  9. Lageweg, C., Cotofana, S., Vassiliadis, S.: A Linear Threshold Gate Implementation in Single Electron Technology. In: IEEE Computer Society Workshop on VLSI, pp. 93–98 (2001)

    Google Scholar 

  10. Meenderinck, C.: Single electron tunneling based arithmetic operations. Master’s thesis, Delft University of Technology (2005)

    Google Scholar 

  11. http://www.lybrary.com/simon/

  12. Likharev, K., Korotkov, A.: Ultradense Hybrid SET/FET Dynamic RAM: Feasibility of Background Charge Independent Room Temperature Single Electron Digital Circuits. In: Proceedings of the International Semiconductor Device Research Symposium, Charlottesville, Virginia, pp. 355–359 (1995)

    Google Scholar 

  13. Parhami, B.: Computer Arithmetic. Oxford University Press, Oxford (2000)

    Google Scholar 

  14. Dadda, L.: Some schemes for parallel multipliers. Alta Frequenza 34, 349–356 (1965)

    Google Scholar 

  15. Meenderinck, C., Cotofana, S.D.: Computing periodic symmetric functions in single electron tunneling technology. In: Proceedings of International Semiconductor Conference (CAS), pp. 47–50 (2005)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Computer Engineering Lab, Delft University of Technology, Postbus 5031, 2600 GA, Delft, The Netherlands

    Cor Meenderinck & Sorin Cotofana

Authors
  1. Cor Meenderinck
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sorin Cotofana
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Computer Engineering Lab, TUDelft, Postbus 5031, 2600, Delft, GA, The Netherlands

    Stamatis Vassiliadis

  2. Computer Engineering, EEMCS, Delft University of Technology, Mekelweg 4, 2628, Delft, CD, The Netherlands

    Stephan Wong

  3. Department of Computer Systems, Tampere University of Technology, P.O. Box 553, FI-33101, Tampere, Finland

    Timo D. Hämäläinen

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Meenderinck, C., Cotofana, S. (2006). High-Radix Addition and Multiplication in the Electron Counting Paradigm Using Single Electron Tunneling Technology. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2006. Lecture Notes in Computer Science, vol 4017. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11796435_45

Download citation

  • DOI: https://doi.org/10.1007/11796435_45

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-36410-8

  • Online ISBN: 978-3-540-36411-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation