Abstract
Extensible processors allow customization for an application by extending the core instruction set architecture. Extracting appropriate custom instructions is an important phase for implementing an application on an extensible processor with a reconfigurable functional unit. Custom instructions (CIs) usually are extracted from critical portions of applications. This paper presents approaches for CI generation with respect to the RFU constraints to improve speedup of the extensible processor. First, our proposed RFU architecture for an adaptive dynamic extensible processor called AMBER is described. Then, an integrated temporal partitioning and mapping framework is presented to partition and map the CIs on the RFU. In this framework, a mapping aware temporal partitioning algorithm is used to generate CIs which are mappable on the RFU. Temporal partitioning iterates and modifies partitions incrementally to generate CIs. In addition, a mapping algorithm is presented which supports CIs with critical path length more than the RFU depth.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Arnold, M., Corporaal, H.: Designing domain-specific processors. In: Proceedings of the Design, Automation and Test in Europe Conf., pp. 61–66 (2001)
Atasu, K., Pozzi, L., Lenne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. In: 40th Design Automation Conference (2003)
Bobda, C.: Synthesis of dataflow graphs for reconfigurable systems using temporal partitioning and temporal placement, Ph.D thesis, Faculty of Computer Science, Electrical Engineering and Mathematics, University of Paderborn (2003)
Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-specific processing on a general-purpose core via transparent instruction set customization. In: Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture (2004)
Halfhill, T.R.: MIPS embraces configurable technology, Microprocessor Report (March 3, 2003)
Karthikeya, M., Gajjala, P., Dinesh, B.: Temporal partitioning and scheduling data flow graphs for reconfigurable computer. IEEE Transactions on Computers 48(6), 579–590 (1999)
Kastner, R., Kaplan, A., Ogrenci Memik, S., Bozorgzadeh, E.: Instruction generation for hybrid reconfigurable systems. ACM TODAES 7(4), 605–627 (2002)
Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In: Proceedings of the 30-th Annual Intl. Symp. On Microarchitecture, pp. 330–335 (1997)
Mehdipour, F., Saheb Zamani, M., Sedighi, M.: An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing system. International Journal of Microprocessors and Microsystems 30(1), 52–62 (2006)
Micheli, G.D.: Synthesis and optimization of digital circuits. McGraw-Hill, New York (1994)
Noori, H., Murakami, K., Inoue, K.: General overview of an adaptive dynamic extensible processor architecture. In: Workshop on Introspective Architecture (WISA 2006) (2006)
Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R.: An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures. In: Proceedings of the Reconfigurable Architecture Workshop, pp. 31–36 (1998)
Razdan, R., Smith, M.D.: A high-performance microarchitecture with hardware-programmable functional units. In: Proceedings of the 27th Annual International Symposium on Microarchitecture, pp. 172–180 (1994)
Spillane, J., Owen, H.: Temporal partitioning for partially reconfigurable field programmable gate arrays. In: IPPS/SPDP Workshops, pp. 37–42 (1998)
Tanougast, C., Berviller, Y., Brunet, P., Weber, S., Rabah, H.: Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system. International Journal of Microprocessors and Microsystems 27, 115–130 (2003)
Writhlin, M., Hutchings, B.: A dynamic instruction set computer. In: Proceeding IEEE Symposium on Field Programmable Custom Computing Machines, pp. 99–107. IEEE Computer Society Press, Los Alamitos (1995)
Ye, Z.A., et al.: Chimaera: A high-performance architecture with tightly-coupled reconfigurable functional unit. In: Proceeding of 27th ISCA, pp. 225–235 (2000)
Yu, P., Mitra, T.: Characterizing embedded applications for instruction-set extensible processors. In: Proceedings of Design and Automation Conference, pp. 723–728 (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mehdipour, F., Noori, H., Zamani, M.S., Murakami, K., Sedighi, M., Inoue, K. (2006). An Integrated Temporal Partitioning and Mapping Framework for Handling Custom Instructions on a Reconfigurable Functional Unit. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_18
Download citation
DOI: https://doi.org/10.1007/11859802_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)