Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Hardware Implementation of AES Based on Genetic Algorithm

  • Conference paper
Advances in Natural Computation (ICNC 2006)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 4222))

Included in the following conference series:

  • 979 Accesses

Abstract

The high performance cryptographic chip is the core unit of the network information safety equipments. This paper proposes the design approach of the AES cryptographic system based on reconfigurable hardware, develops the method of key-sequence generation with the genetic algorithm that realizes different cipher key in every encryption round. The system has been implemented on Virtex-E FPGA. The result proves that the new design technology is feasible, and the security level of the AES is improved.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Brokalakis, A., Kakarountas, A.P., Goutis, C.: A High-throughput Area Efficient FPGA Implementation of AES-128 Encryption. In: IEEE Workshop on Signal Processing System Design and Implementation, Athens, Greece, pp. 116–126 (2005)

    Google Scholar 

  2. Zhang, X.-m., Psrhi, K.K.: High-speed VLSI Architectures for the AES Algorithm. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 12, 957–967 (2005)

    Article  Google Scholar 

  3. Xiao, G.-Z., Bai, E.-J., Liu, X.-J.: Some New Developments on the Cryptanalysis of AES. Acta Electronica Sinica 10, 1554–1579 (2003)

    Google Scholar 

  4. Huang, X.-Y., Dai, Z.-B.: Design on FPGA Implementation of AES Algorithm chip. Microelectronics and computer 28, 62–68 (2005)

    Google Scholar 

  5. Lai, Y.-K., Chang, L.-C., Chen, L.-F., Chou, C.-C., Chiu, C.-W.: A Novel Memoryless AES Cipher Architecture for Networking Applications. In: International Symposium on Circuit and systems, Vancouver, Canada, pp. 23–26 (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wang, L., Wang, Y., Yao, R., Zhang, Z. (2006). Hardware Implementation of AES Based on Genetic Algorithm. In: Jiao, L., Wang, L., Gao, X., Liu, J., Wu, F. (eds) Advances in Natural Computation. ICNC 2006. Lecture Notes in Computer Science, vol 4222. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11881223_115

Download citation

  • DOI: https://doi.org/10.1007/11881223_115

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-45907-1

  • Online ISBN: 978-3-540-45909-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics