Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

A Rapid Prototyping Environment for Microprocessor Based System-on-Chips and Its Application to the Development of a Network Processor

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1896))

Included in the following conference series:

Abstract

The rapid advances in microelectronic circuit design have dramatically increased the design complexity of modern integrated devices. One approach to fit the time-to-market requirements is the use of rapid prototyping environments. In this paper we introduce a new FPGA based prototyping environment, on which a full functional embedded system can be implemented. The main distinction to other environments is the incorporation of a synthesizable and configurable microprocessor core into the design space. Furthermore we present the application of this environment to the development of a network processor which consists of a processor core and an Ethernet controller.

Research partially supported by the DFG-Sonderforschungsbereich 376, Project C5 and In.neon Technologies AG

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. ARM: AMBATM Specification (Rev. 2.0) (1999).

    Google Scholar 

  2. P. Berenbrink, A. Brinkmann, C. Scheideler: Design of the PRESTO Multimedia Data Storage Network, Proc. of the Workshop on Communication and Data Management in Large Networks (INFORMATIK 99) (1999).

    Google Scholar 

  3. W. B. Gardner and M. Serra: An Object-Oriented Layered Approach for Hardware/ Software Codesign of Embedded Systems, Proc. of the 31st Hawaii Conference on System Science (1998).

    Google Scholar 

  4. W. Hardt and W. Rosenstiel: Speed-Up Estimation for HW/SW-Systems, Proc. of the 4th ACM Workshop on Hardware/Software Codesign (1996).

    Google Scholar 

  5. IEEE: IEEE Standard 802.3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Methods and Physical Layer Specifications, The Institute of Electrical and Electronics Engineers, Inc. (1998).

    Google Scholar 

  6. H. Kalte, M. Porrmann, U. Rückert: Rapid Prototyping System für dynamisch rekon.gurierbare Hardwarestrukturen, Proc. of the AES2000 (2000).

    Google Scholar 

  7. Motorola: M-Core Reference Manual (1998).

    Google Scholar 

  8. Motorola: MMC2001 Reference Manual (1998).

    Google Scholar 

  9. S. Rüping, E. Vonnahme, J. Jasperneite: Analysis of Switched Ethernet Networks with different Topologies used in Automation Systems, Fieldbus Technology (1999).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Brinkmann, A., Langen, D., Rückert, U. (2000). A Rapid Prototyping Environment for Microprocessor Based System-on-Chips and Its Application to the Development of a Network Processor. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_98

Download citation

  • DOI: https://doi.org/10.1007/3-540-44614-1_98

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67899-1

  • Online ISBN: 978-3-540-44614-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics