Abstract
This paper presents a technique to perform partitioning and synthesis of behavioral specifications. Partitioning of the design is done under multiple constraints — inerconnections and device areas of the reconfigurable architecture, and the latency of the design. The proposed Multi-FPGA partitioning technique (FMPAR) is based on the Fiduccia-Mattheyses (FM) partitioning algorithm. In order to contemplate multiple implementations of the behavioral design, the partitioner is tightly integrated with an area estimator and design space exploration engine.
A partitioning and synthesis framework was developed, with the FMPAR behavioral partitioner at the front-end and various synthesis phases (High-Level, Logic and Layout) at the back end. Results are provided to demonstrate the advantage of tightly integrating exploration with partitioning. It is also shown that, in relatively short runtimes, FMPAR generates designs of similar quality compared to a Simulated Annealing partitioner. Designs have been successfully implemented on a commercial multi-FPGA board, proving the effectiveness of the partitioner and the entire design framework.
This work is supported in part by the US Air Force, Wright Laboratory, WPAFB, under contract number F33615-96-C-1912, and under contract number F33615-97-C-1043
Currently at Cadence Design Systems Inc., MA. Work done at University of Cincinnati.
Currently at Intel Corporation, CA. Work done at University of Cincinnati.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
F. Vahid. “Functional Partitioning improvements over Structural Partitioning for Packaging Constraints and Synthesis: Tool Performance”. In ACM Transactions on Design Automation of Electronic Systems, volume 3, pages 181–208, April 1998.
S. Govindarajan, V. Srinivasan, P. Lakshmikanthan, and R. Vemuri. “A Technique for Dynamic High-Level Exploration During Behavioral-Partitioning for Multi-Device Architectures”. In Proc, of the 13th IEEE Intl. Conf. on VLSI Design, January 2000.
F. Vahid and D. Gajski. “Incremental Hardware Estimation During Hardware/Software Functional Partitioning”. In IEEE Transactions on VLSI Systems, volume 3, September 1995.
Charles J. Alpert and Andrew B. Kahng. “Recent Directions in Netlist Partitioning”. In Integration, the VLSI Journal, 1995.
L. A. Sanchis. “Multiple-way network partitioning”. In IEEE Transactions on Computers, pages 62–81. 38(1), January 1989.
C. M. Fiduccia and R. M. Mattheyses. “A Linear Time Heuristic for Improving Network partitions”. In Proceedings of the 19th ACM/IEEE DAC, pages 175–181,1982.
I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri. “An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures”. In Proc. of Reconfig. Arch. Workshop (RAW98), pages 31–36., March 1998.
Annapolis micro systems, inc. http://www.annapmicro.com/amshhomep.html.
V. Srinivasan, S. Radhakrishnan, R. Vemuri and J. Walrath. “Interconnect Synthesis for Re-configurable Multi-FPGA Architectures”. In Proc. of RAW99, pages 597–605., April 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lakshmikanthan, P., Govindarajan, S., Srinivasan, V., Vemuri, R. (2000). Behavioral Partitioning with Synthesis for Multi-FPGA Architectures under Interconnect, Area, and Latency Constraints. In: Rolim, J. (eds) Parallel and Distributed Processing. IPDPS 2000. Lecture Notes in Computer Science, vol 1800. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45591-4_127
Download citation
DOI: https://doi.org/10.1007/3-540-45591-4_127
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67442-9
Online ISBN: 978-3-540-45591-2
eBook Packages: Springer Book Archive