Abstract
This approach modifies a RISC processor by integrating an additional Fetch Look-Aside Buffer (FLAB) for instructions. While the first fetch of any instruction results in normal execution, this instruction is combined in parallel with former instructions for later execution and saved inside the FLAB. The architecture works like a dynamic Very- Long-Instruction-Word architecture using code morphing. Extensive simulations indicate that this approach results in average instructions per cycle rate up to 1.4. The more important fact is that these values are obtained at moderate hardware extensions. The Space-Time-Efficiency E is defined and shows values from 0.5 to 1 for all modified architectures, relative to the RISC processor.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
1999]_Flynn, M. J., Hung, P., Rudd, K.W.: Deep-Submicron Micro-processor Design Issues.-IEEE Micro 19(4), pp. 11.. 22, 1999.
1998]_Edmund J. Kelly et.al., “Memory Controller for a Microprocessor for Detecting a Failure of Speculation on the Physical Nature of a Component Being Addressed“. United States Patent No. 5,832,205, published Nov. 3rd, 1998.
Mudge, Trevor: “Power: A First-Class Architectural Design Constraint”. IEEE Computer 34(4), pp. 52.. 58 (2001).
Christian Siemers, Dietmar P.F. Möller, „Der >S<puter: Eindynamisch rekonfigurierbares Mikroarchitekturmodell zur Erreichung des maximalen Instruktionsparallelitätsgrades“. Vortragsband der 14. ITG/GI-Fachtagung Architektur von Rechensystemen ARCS‚97‘, Rostock, September 1997, S. 133..142. VDE Verlag, Berlin und Offenbach, 1997 (in German language).
Christian Siemers, Sybille Siemers, “Reconfigurable Computing based on Universal Configurable Blocks. A New Approach for Supporting Performance-and Realtime-dominated Applications”. In: Proceedings of the 5th Australasian Computer Architecture Conference ACAC-2000, Canberra, ACT, January 31— February 3, 2000. Australian Computer Science Communications, Vol. 22, Number 4, pp. 82.. 89.
Christian Siemers, “Reconfigurable Computing between Classifications and Metrics— The Approach of Space/Time Scheduling” in: Proceedings of Tenth International Conference on Field Programmable Logic and Applications, FPL.2000 Villach, Austria, August 2000. Springer Lecture Notes in Computer Science 1896, pp. 769.. 772.
Sascha Wennekers, Christian Siemers, “Reconfigurable RISC— ein neuer Mikroarchitektur-Ansatz zur flächen-und energie-effizienten Erhöhung der Instruktionsrate”. Mitteilungen—Gesellschaft für Informatik e.V., Parallel-Algorithmen und Rechnerstrukturen, ISSN 0177-0454 Nr. 18, S. 11.. 20 (2001). (in German language).
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wennekers, S., Siemers, C. (2002). Reconfigurable RISC — A New Approach for Space-Efficient Superscalar Microprocessor Architecture. In: Schmeck, H., Ungerer, T., Wolf, L. (eds) Trends in Network and Pervasive Computing — ARCS 2002. ARCS 2002. Lecture Notes in Computer Science, vol 2299. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-45997-9_13
Download citation
DOI: https://doi.org/10.1007/3-540-45997-9_13
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-43409-2
Online ISBN: 978-3-540-45997-2
eBook Packages: Springer Book Archive