Abstract
Several techniques to simulate dynamically reconfigurable logic (DRL) have been published during the last decade. These methods each have their own strengths and weaknesses, and perform well when used under particular circumstances. This paper introduces a revised version of dynamic circuit switching (DCS), a DRL simulation technique reported previously, which improves the accuracy of the simulation models and extends the range of situations to which they can be applied. The internal state of dynamic tasks that contain memory elements can change when they are reconfigured. Modelling this presents a further simulation requirement. The paper indicates how this can be achieved by including the ideas behind another simulation technique, clock morphing, in the methodology. Finally, the run-time overheads introduced by the technique are analysed.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
K. Kwiat and W. Debany, “Reconfigurable Logic Modelling”, in Integrated System Design, 1996, http://www.isdmag.com/Editorial/1996/CoverStory9612.html
S. McMillan, B. Blodget and S. Guccione, “VirtexDS: A Device Simulator for Virtex”, Reconfigurable Technology: FPGAs for Computing and Applications II, Proc SPIE 4212, Bellingham, WA, November 2000.
P. Lysaght and J. Stockwood, “A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays”, in IEEE Transactions on VLSI Systems, Vol. 4, No. 3, pp. 381–390, 1996.
M. Vasilko and D. Cabanis, “A Technique for Modelling Dynamic Reconfiguration with Improved Simulation Accuracy”, in IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, November 1999.
B. Hutchings and P. Bellows, “JHDL—An HDL for Reconfigurable Systems”, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, California, USA, April 1998.
S. Singh and M. Sheeran, “Designing FPGA Circuits in Lava”, Unpublished paper, http://www.gla.ac.uk/~satnam/lava/lava_intro.pdf.
K. Bondalapati and V. K. Prasanna, “DRIVE: An Interpretive Simulation and Visualisation Environment for Dynamically Reconfigurable Systems”, Field Programmable Logic and Applications, Glasgow, UK, August 1999.
W. Luk, N. Shirazi and P. Y. K. Cheung, “Compilation tools for run-time reconfigurable esigns”, Proc. IEEE Symposium on Field-Programmable Custom Computing achines, Napa, California, USA, April 1997.
D. Gibson, M. Vasilko and D. Long, “Virtual Prototyping for Dynamically Reconfigurable Architectures using Dynamic Generic Mapping”, Proceedings of VIUF Fall’ 98, Orlando, Florida, USA, October 1998.
D. Robinson and P. Lysaght, “Methods of Exploiting Simulation Technology for Simulating the Timing of Dynamically Reconfigurable Logic”, in IEE Proceedings Computer and Digital Techniques—Special Issue on Reconfigurable Systems, G. Brebner and B. Hutchings (Eds.), Vol. 147, No. 3 May 2000.
D. Robinson and P. Lysaght, “Verification of Dynamically Reconfigurable Logic”, in Field Programmable Logic and Applications, Villach, Austria, August 2000.
D. Robinson and P. Lysaght, “Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework”, Field Programmable Logic and Applications, Glasgow, UK, August 1999.
S. Singh and C. J. Lillieroth, “Formal Verification of Reconfigurable Cores”, in IEEE Symposium on FPGAs for Custom Computing Machines, Napa, California, USA, April 1999.
K. W. Susanto and T. Melham, “Formally Analysed Dynamic Synthesis of Hardware”, Theorem Proving and Higher Order Logics: Emerging Trends: 11th International Conference, Canberra, September—October 1998.
N. McKay and S. Singh, “Dynamic Specialisation of XC6200 FPGAs by Partial Evaluation”, Field-Programmable Logic and Applications, Tallinn, Estonia, 1998.
I. Robertson, J. Irvine, P. Lysaght and D. Robinson, “Timing Verification of Dynamically Reconfigurable Logic for the Xilinx Virtex FPGA Series”, Tenth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, California, USA, February 2002.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Robertson, I., Irvine, J., Lysaght, P., Robinson, D. (2002). Improved Functional Simulation of Dynamically Reconfigurable Logic. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_17
Download citation
DOI: https://doi.org/10.1007/3-540-46117-5_17
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-44108-3
Online ISBN: 978-3-540-46117-3
eBook Packages: Springer Book Archive