Abstract
We show that self-testability is an essential feature of VLSI circuits used as components of dependable systems. We discuss one of the key problems associated with designing self-testable circuits — the selection of BIST (built-in self-test) technique. Specifically, we present advantages and disadvantages of two basic strategies that can be applied when designing a VLSI chip: using one universal BIST technique vs. using several dedicated BIST techniques for a single chip design. As a good candidate for a universal BIST technique, having a potential to effectively and efficiently support the design of a large class of VLSI circuits, we advise the CSTP (Circular Self-Test Path) technique. The applicability of the CSTP is illustrated with an example of self-testable design of a bit-slice processor 2901, a circuit of diversified internal structure comprising various types of functional blocks (ALU, two-port RAM, registers, latches, random logic, multiplexer-based shifters). The design characteristics and the results of simulation experiments carried out for this circuit show that the proposed solution offers high quality testing at acceptable BIST implementation costs.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
M. Abramovici, M. A. Breuer, A. D. Friedman, “Digital Systems Testing and Testable Design,” Computer Science Press, 1995.
V. D. Agrawal, C. R. Kime, K. K. Saluja, “A Tutorial on Built-in Self-Test: Part 2 — Applications”, IEEE Design & Test of Computers, pp. 69–77, June 1993.
Advanced Micro Devices, “The Am Family Data Book with Related Support Circuits”, 1978.
S. Chandra et al., “CrossCheck: An Innovative Testability Solution”, IEEE Design & Test of Computers, pp. 56–68, June 1993.
F. Corno, P. Prinetto, M. Sonza Reorda, “An Experimental Analysis of the Effectiveness of the Circular Self-Test Path Technique”, Proc. EURO-DAC'94, pp. 246–251, 1994.
R. Dekker, F. Beenker, L. Thijssen, “Realistic Built-in Self-Test for Static RAMs”, Proc. IEEE International Test Conf., pp. 343–352, 1988.
C. Dislis, I. D. Dear, A. P. Ambler, “The Economics of Chip Level Testing and DFT”, Test Synthesis Seminar — Digest of Papers, paper 2.1, International Test Conf., 1994.
“The Challanges of Self-Test”, IEEE Design & Test of Computers, pp. 46–56, Feb. 1990.
R. Gage, “Structured CBIST in ASICs”, Proc. IEEE International Test Conf., pp. 332–338, 1993.
A. Kraśniewski, S. Pilarski, “Circular Self-Test Path: A Low Cost BIST Technique”, Proc. 24th ACM/IEEE Design Automation Conf., pp. 407–415, 1987.
A. Kraśniewski, S. Pilarski, “Circular Self-Test Path: A Low Cost BIST Technique for VLSI Circuits”, IEEE Trans. on CAD, vol. CAD-8, pp. 46–55, 1989.
A. Kraśniewski, S. Pilarski, “High Quality Testing of Embedded RAMs Using Circular Self-Test Path”, Proc. IEEE International Test Conf., pp. 652–661, Baltimore, Sept. 1992.
A. Kraśniewski, “Circular Self-Test Path as a Universal BIST Technique”, Proc. Workshop on Design Methodologies in Microelectronics, pp. 256–263, Smolenice Castle, Slovakia, 1995.
M. Nicolaidis, “A Unified Built-in Self-Test Scheme: UBIST”, Proc. 18th Int. Symp. on Fault-Tolerant Computing, pp. 157–163, 1988.
S. Pilarski, A. Kraśniewski, T. Kameda, “Estimating Testing Effectiveness of the Circular Self-Test Path Technique”, IEEE Trans. on CAD, pp. 1301–1316, Oct. 1992.
A. Pierzyńska, S. Pilarski, “Built-in Self-Test Strategy for Large Embedded PLAs”, Proc. 10th IEEE VLSI Test Symp., pp. 73–78, 1992.
S. Pilarski, A. Pierzyńska, “BIST and Delay Fault Detection”, Proc. IEEE International Test Conf., pp. 236–242, 1993.
M. M. Pradhan, E. J. O'Brien, S. L. Lam, J. Beausang, “Circular BIST with Partial Scan”, Proc. IEEE International Test Conf., pp. 719–729, 1988.
K. K. Saluja, S. H. Sng, K. Kinoshita, “Built-in Self-Testing RAM: A Practical Alternative”, IEEE Design & Test of Computers, pp. 42–51, Feb. 1987.
“Guidelines for Research Proposals”, Semiconductor Reseach Corporation, Aug. 1985.
C. E. Stroud, “Automated BIST for Sequential Logic Synthesis”, IEEE Design & Test of Computers, pp. 22–32, Dec. 1988.
B. Tuck, “High-density ASICs force focus on testability”, Computer Design, pp. 59–66, April 1, 1991.
D. L. Wheater et al., “ASIC Test Cost/Strategy Trade-offs”, Proc. International Test Conf., pp. 93–102, 1994.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1996 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kraśniewski, A. (1996). Design of dependable hardware: What BIST is most efficient?. In: Hlawiczka, A., Silva, J.G., Simoncini, L. (eds) Dependable Computing — EDCC-2. EDCC 1996. Lecture Notes in Computer Science, vol 1150. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61772-8_41
Download citation
DOI: https://doi.org/10.1007/3-540-61772-8_41
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-61772-3
Online ISBN: 978-3-540-70677-9
eBook Packages: Springer Book Archive