Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Architecture of cell array neuro-processor

  • Innovative Architectures
  • Conference paper
  • First Online:
Evolvable Systems: From Biology to Hardware (ICES 1996)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1259))

Included in the following conference series:

  • 134 Accesses

Abstract

We propose Cell Array(CA) to develop a PCA(Processing Cell Array) architecture as advocated in Reference [1] to improve the free degree of the composition of the instruction control unit and the memory. Also, we propose a connection method among cells to establish the architecture of the entire processor element. Our goal is to check the architecture, control sequence and it's performance. We took the back-propagation learning law as an example, because it is the typical model of the neural network.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Morishita, T., and Teramoto, I.: Processing Cell Array Neural Network Multiprocessors proc. of IEEE International Conference on Neural Networks (1995) 1470–1473

    Google Scholar 

  2. Eldredge, J.G. and Hitchings, B.L.: RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigur-able FPGAs. proc. of IEEE International Conference on Neural Networks (1994) 2097–2102

    Google Scholar 

  3. Morishita, T., Tamura, Y., Satonaka, T., Inoue, A., Katsu, S., and Otsuki, T.: A Digital Neural Network Coprocessor with a Dynamically Reconfigurable Pipeline Architecture IEICE Trans. Electron., Vol. E76-C, No. 7 (1993) 1191–1196.

    Google Scholar 

  4. Mauduit, N., Duranton, M., and Gobert, J.: “Lneuro 1.0: A Piece of Hardware LEGO for Building Neural Network Systems”, IEEE Trans. Neural Network, Vol. 3, No. 3 (1992) 414–422

    Google Scholar 

  5. Fortes, J.A.B., and Wah, W. B.: “Systolic Arrays-From Concept to Implementation”, IEEE Computer, 20, 7, (1987) 12–17.

    Google Scholar 

  6. Rumelhart, D.E., McClell, J.L., and the PDP Research Group: Parallel Distributed Processing. MIT Press, Cambridge, 1986.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Okayama Prefectural University, Soja, 719-11, Okayama, Japan

    Takayuki Morishita & Iwao Teramoto

Authors
  1. Takayuki Morishita
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Iwao Teramoto
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Tetsuya Higuchi Masaya Iwata Weixin Liu

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Morishita, T., Teramoto, I. (1997). Architecture of cell array neuro-processor. In: Higuchi, T., Iwata, M., Liu, W. (eds) Evolvable Systems: From Biology to Hardware. ICES 1996. Lecture Notes in Computer Science, vol 1259. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63173-9_53

Download citation

  • DOI: https://doi.org/10.1007/3-540-63173-9_53

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63173-6

  • Online ISBN: 978-3-540-69204-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation