Abstract
This chapter explores common methods and circuit architectures used to transmit and receive data through off-chip links.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Bakoglu, H.B. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.
Dabral, S.; Maloney, T.J. Basic ESD and I/O Design, JohnWiley & Sons, 1998.
Dally, W.J.; Poulton, J.W. Digital Systems Engineering, Cambridge University Press, 1998.
Dally, W.J.; Poulton, J.W. “Transmitter equalization for 4-Gbps signaling”, IEEE Micro, 1997, 48–56.
Horowitz, M.; Yang, C.-K.K.; Sidiropoulos, S. “High-speed electrical signaling: overview and limitations”, IEEE Micro, 1998, 12–24.
Johnson, H.W.; Graham, M. High-Speed Digital Design: A Handbook of Black Magic, Prentice Hall, 1993.
Hall, S.H.; Hall, G.W.; McCall, J.A. High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices, John Wiley & Sons, 2000.
Sidiropoulos, S.; Yang, C.-K.K.; Horowitz, M. “High-speed inter-chip signaling.” In Design of High-Performance Microprocessor Circuits, Anantha Chandrakasan, William J. Bowhill, and Frank Fox, eds., IEEE Press, 2000.
Thierauf, S.C.; Anderson, W.R. “I/O and ESD circuit design.” In Design of High-Performance Microprocessor Circuits, Anantha Chandrakasan, William J. Bowhill, and Frank Fox, eds., IEEE Press, 2000.
Casper, B.K.; Haycock, M.; Mooney, R. “An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes”, Symposium on VLSI Circuits, 2002, 54–57.
Erdogan, A.T.; Arslan, T.; Horrocks, D.H. “Low-power multiplication schemes for single multiplier CMOS based FIR digital filter implementations”, IEEE Int. Symp. Circuits Systems, 1997, 1940–1943.
PCI Express Jitter Modeling (July 14, 2004), http://www.pcisig.com.
Stojanovic, V.; Horowitz, M. “Modeling and analysis of high-speed links”, Custom Integrated Circuits Conference, September 2003.
Kossel, M.A.; Schmatz, M.L. “Jitter measurements of high-speed serial links”, IEEE Design Test Comput., 2004, 536–543.
PCI Express Base Specification, Revision 1.1 (March 28, 2005), http://www.pcisig.com.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Anderson, W.R. (2006). High-Speed IO Design. In: Oklobdzija, V.G., Krishnamurthy, R.K. (eds) High-Performance Energy-Efficient Microprocessor Design. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-34047-0_11
Download citation
DOI: https://doi.org/10.1007/978-0-387-34047-0_11
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-28594-8
Online ISBN: 978-0-387-34047-0
eBook Packages: EngineeringEngineering (R0)