Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Springer Nature Link
Log in

Preliminary Considerations for Asynchronous Circuit Design

  • Chapter
  • First Online:
Completion Detection in Asynchronous Circuits

  • 245 Accesses

Abstract

Prior to implementing asynchronous circuits, the key concepts of asynchronous design style must be understood; therefore, this chapter defines several terms used throughout this book to comprehend various existing asynchronous styles and other related concepts. This chapter also explains various gate and wire delay assumptions that were initially made for implementing asynchronous circuits, and asynchronous circuits can be categorised based on the delay assumptions utilised. The chapter also describes the necessity of a communication protocol in asynchronous design style. Since the clock signal is absent in asynchronous circuits, a communication protocol is used to sequence the processing of events and to indicate the completion of an ongoing process. The attributes of input data can be utilised to detect the completion of an event and send the ack signal as soon as the computation is done.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

eBook
USD 15.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 99.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Huffman, David A (1954a). “The synthesis of sequential switching circuits”. In: Journal of the franklin Institute 257.3, pp. 161–190.

    Article  MathSciNet  MATH  Google Scholar 

  2. Huffman, David A (1954b). “The synthesis of sequential switching circuits”. In: Journal of the franklin Institute 257.3, pp. 161–190.

    Article  MathSciNet  MATH  Google Scholar 

  3. Unger, Stephon H (1993). “A building block approach to unlocked systems”. In: [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences. Vol. 1. IEEE, pp. 339–348.

    Chapter  Google Scholar 

  4. Hauck, Scott (1995). “Asynchronous design methodologies: An overview”. In: Proceedings of the IEEE 83.1, pp. 69–93.

    Article  Google Scholar 

  5. Muller, David E (1956). “A theory of asynchronous circuits”. In: Report 75, University of Illinois.

    Google Scholar 

  6. Muller, David E (1963). “Asynchronous logics and application to information processing”. In: Switching Theory in Space Technology, pp. 289–297.

    Google Scholar 

  7. Miller, Raymond Edward (1965). “Switching theory. Volume 2- Sequential circuits and machines(Book on unified treatment of switching theory, emphasizing synthesis and analysis aspects of switching circuits)”. In: NEW YORK, JOHN WILEY AND SONS, INC., 1965. 250 P.

    Google Scholar 

  8. Muller, DE and WS Bartky (1957). “A theory of asynchronous circuits II”. In: Digital Computer Laboratory 78.

    Google Scholar 

  9. Kondratyev, Alex et al. (1994). “Basic gate implementation of speed-independent circuits”. In: 31st Design Automation Conference. IEEE, pp. 56–62.

    Google Scholar 

  10. Beerel, Peter A and Teresa HY Meng (1992). “Automatic gate-level synthesis of speed independent circuits”. In: ICCAD, pp. 581–586.

    Google Scholar 

  11. Compass Design Automation Inc. (1995). “Deep submicron seminar”.

    Google Scholar 

  12. Clark, Wes A and Charles E Molnar (1974). “Macromodular computer systems”. In: Computers in Biomedical Research 4, pp. 45–85.

    Google Scholar 

  13. Clark, Wesley A (1967). “Macromodular computer systems”. In: Proceedings of the April 18-20, 1967, spring joint computer conference. ACM, pp. 335–336.

    Google Scholar 

  14. Martin, Alain J (1999b). “The limitations to delay-insensitivity in asynchronous circuits”. In: Beauty is our business. Springer, pp. 302–311.

    Google Scholar 

  15. Nguyen, Nam-phuong et al. (2010). “Design and analysis of a robust genetic Muller C-element”. In: Journal of theoretical biology 264.2, pp. 174–187.

    Article  MATH  Google Scholar 

  16. Patra, Priyadarsan, Stanislav Polonsky, and Donald S Fussell (1997). “Delay insensitive logic for RSFQ superconductor technology”. In: Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE, pp. 42–53.

    Google Scholar 

  17. Patra, Priyadarsan and Donald S Fussell (1994). “Efficient building blocks for delay insensitive circuits”. In: Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE, pp. 196–205.

    Google Scholar 

  18. Keller, Robert M (1974). “Towards a theory of universal speed-independent modules”. In: IEEE Transactions on Computers 100.1, pp. 21–33.

    Article  MathSciNet  MATH  Google Scholar 

  19. Martin, Alain J (1990a). “The design of a delay-insensitive microprocessor: An example of circuit synthesis by program transformation”. In: Hardware Specification, Verification and Synthesis: Mathematical Aspects. Springer, pp. 244–259.

    Google Scholar 

  20. Nanya, Takashi et al. (1994). “TITAC: Design of a quasi-delay-insensitive microprocessor”. In: IEEE Design & Test of computers 11.2, pp. 50–63.

    Article  Google Scholar 

  21. Van Berkel, Kees (1992). “Beware the isochronic fork”. In: Integration, the VLSI journal 13.2, pp. 103–128.

    Article  Google Scholar 

  22. Berkel,Kees van, Ferry Huberts, and Ad Peeters (1995). “Stretching quasi delay insensitivity by means of extended isochronic forks”. In: Proceedings Second Working Conference on Asynchronous Design Methodologies. IEEE, pp. 99–106.

    Google Scholar 

  23. Kishinevsky, Michael et al. (1994). Concurrent hardware: the theory and practice of self-timed design. John Wiley & Sons, Inc.

    MATH  Google Scholar 

  24. Armstrong, Douglas B, Arthur D Friedman, and Premachandran R Menon (1969). “Design of asynchronous circuits assuming unbounded gate delays”. In: IEEE Transactions on Computers 100.12, pp. 1110–1120.

    Google Scholar 

  25. Chu, Tam-Anh (1987). “Synthesis of self-timed VLSI circuits from graph-theoretic specifications”. PhD thesis. Massachusetts Institute of Technology.

    Google Scholar 

  26. Moon, Cho W, Paul R Stephan, and Robert K Brayton (1991). “Synthesis of hazard-free asynchronous circuits from graphical specifications”. In: 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers. IEEE, pp. 322–325.

    Google Scholar 

  27. Lavagno, Luciano, Kurt Keutzer, and Alberto L Sangiovanni-Vincentelli (1995). “Synthesis of hazard-free asynchronous circuits with bounded wire delays”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14.1, pp. 61–86.

    Google Scholar 

  28. Sparsø, J. (2020), Introduction to Asynchronous Circuit Design., DTU Compute, Technical University of Denmark.

    Google Scholar 

  29. Nowick, S. M. and Singh, M. (2015), ‘Asynchronous design—part 1: Overview and recent advances’, IEEE Design & Test 32(3), 5–18.

    Article  Google Scholar 

  30. Delvai, M. and Steininger, A. (2006), Solving the fundamental problem of digital design—a systematic review of design methods, in ‘9th EUROMICRO Conference on Digital System Design (DSD’06)’, IEEE, pp. 131–138.

    Google Scholar 

  31. Sparsø, J. and Furber, S. (2002), Principles asynchronous circuit design, Springer. SPEC Benchmark Release 2/92 (1992).

    Google Scholar 

  32. Srivastava, P., Chung, E. and Ozana, S. (2020), ‘Asynchronous floating-point adders and communication protocols: A survey’, Electronics 9(10), 1687.

    Article  Google Scholar 

  33. Srivastava, P. and Chung, E. (2022), ‘An asynchronous bundled-data barrel shifter design that incorporates a deterministic completion detection technique’, IEEE Transactions on Circuits and Systems II: Express Briefs 69(3), 1667–1671.

    Google Scholar 

  34. Peeters, A. and van Berkel, K. (1995), Single-rail handshake circuits, in ‘Proceedings Second Working Conference on Asynchronous Design Methodologies’, IEEE, pp. 53–62.

    Google Scholar 

  35. Peeters, Ad and Kees van Berkel (1995). “Single-rail handshake circuits”. In: Proceedings Second Working Conference on Asynchronous Design Methodologies. IEEE, pp. 53–62.

    Google Scholar 

  36. Toosizadeh, N. (2010), Enhanced synchronous design using asynchronous techniques, PhD thesis, University of Toronto.

    Google Scholar 

  37. Gilchrist, B., Pomerene, J. H. and Wong, S. (1955), ‘Fast carry logic for digital computers’, IRE Transactions on Electronic Computers 4, 133–136.

    Article  Google Scholar 

  38. Wilcox, S. P. (1999), Synthesis of asynchronous circuits, PhD thesis, University of Cambridge, Queens’ College.

    Google Scholar 

  39. Sutherland, I. E. (1989), ‘Micropipelines’, Communications of the ACM 32(6), 720–738.

    Article  Google Scholar 

  40. Furber, S. (1995), Computing without clocks: Micropipelining the arm processor, in ‘Asynchronous Digital Circuit Design’, Springer, pp. 211–262.

    Google Scholar 

  41. Davis, A. and Nowick, S. M. (1997), ‘An introduction to asynchronous circuit design’, The Encyclopedia of Computer Science and Technology 38, 1–58.

    Google Scholar 

  42. Manohar, R. (2020), ‘Asynchronous logic: Design and EDA’, UCSC Open Source Hardware and EDA Seminar. [Yale University].

    Google Scholar 

  43. Nowick, S. M. (1996), ‘Design of a low-latency asynchronous adder using speculative completion’, IEE Proceedings-Computers and Digital Techniques 143(5), 301–307.

    Article  Google Scholar 

  44. Lai, K. K. (2016), Novel Asynchronous Completion Detection For Arithmetic Datapaths, Taylor’s University, Malaysia.

    Google Scholar 

  45. Lai, K. K., Chung, E. C., Lu, S.-L. L. and Quigley, S. F. (2014), ‘Design of a low latency asynchronous adder using early completion detection’, Journal of Engineering Science and Technology 9(6), 755–772.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Taylor’s University, Subang Jaya, Malaysia

    Pallavi Srivastava

Authors
  1. Pallavi Srivastava
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Srivastava, P. (2022). Preliminary Considerations for Asynchronous Circuit Design. In: Completion Detection in Asynchronous Circuits. Springer, Cham. https://doi.org/10.1007/978-3-031-18397-3_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-18397-3_2

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-18396-6

  • Online ISBN: 978-3-031-18397-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation