Abstract
This work proposes the introduction of multiple spatially independent network interfaces in order to connect computational resources to mesh-based Networks-on-Chip (NoCs). Furthermore, a flexible system for traffic monitoring is introduced supporting runtime reconfigurability as well as software-based centralized data aggregation and evaluation. These approaches are combined to form a sophisticated framework for runtime traffic management of NoC-based many-core systems exploiting the dual-path options of the underlying network.
Simulations show that this framework is capable of significantly decelerating thermal wear-out, while improving performance characteristics (e. g. packet delay) at moderate additional costs (i. e. power dissipation).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Agarwal, A., Iskander, C., Shankar, R.: Survey of Network on Chip (NoC) Architectures and Contributions. J. Eng. Comp. Arch. 3(1), 1–15 (2009)
Manevich, R. et al.: A Cost Effective Centralized Adaptive Routing for Networks-on-Chip. In: 14th Euromicro Conf. Digit. Syst. Des. 9(2), pp. 39–46, August 2011
Zarkesh-Ha, P. et al.: Hybrid Network on Chip (HNoC): Local Buses with a Global Mesh Architecture. In: 12th SLIP, pp. 9–14 (2010)
Volos, S. et al.: CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers. In: 6th Internat. Symposium on NoCs, pp. 67–74 (2012)
Zonouz, A. E. et al.: A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction. In: 12th DSD, Methods and Tools, pp. 473–480 (2009)
Camacho, J. et al.: Towards an Efficient NoC Topology through Multiple Injection Ports. In: 14th Euromicro Conference on Digital System Design, pp. 165–172 (2011)
Camacho, J. et al.: A power-efficient network on-chip topology. in: 5th Internat. Workshop on Interconnection Network Arch. on-Chip, Multi-Chip, pp. 23–26 (2011)
Chen, L., Hwang, K., Pinkston, T.: RAIR: Interference Reduction in Regionalized Networks on Chip. In: 27th IPDPS, pp. 1–12 (2013)
Chiu, G.: The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 11(7), 729–738 (2000)
Glass, C.J., Ni, L.M.: The turn model for adaptive routing. ACM SIGARCH Comput. Archit. News 20(2), 278–287 (1992)
Ebrahimi, M. et al.: LEAR - A Low-Weight and Highly Adaptive Routing Method for Distributing Congestions in On-chip Networks. In: 20th Euromicro Intl. Conference on Parallel, Distributed and Network-Based Processing, pp. 520–524 (2012)
Ali, A., Rafique, N., Thottethodi, M.: Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks. In: 32nd ISCA, pp. 432–443 (2005)
Gorski, P., Timmermann, D.: Centralized traffic monitoring for online-resizable clusters in Networks-on-Chip. In: 8th ReCoSoC, pp. 1–8 (2013)
Gorski, P. et. al.: RedNoCs: A Runtime Configurable Solution for Cluster-based and Multi-objective System Management in Networks-on-Chip. In: 8th internat. Conference on Systems, pp. 192–201 (2013)
Mishra, A. K., Mutlu, O., Das, C. R.: A heterogeneous multiple network-on-chip design: an application-aware approach. In: 50th DAC, pp. 1–10 (2013)
Gag, M., Wegner, T., Gorski, P.: System level modeling of Networks-on-Chip for power estimation and design space exploration. MBMV 2013, 25–34 (2013)
Manevich, R., Cidon, I., Kolodny, A.: Handling global traffic in future CMP NoCs”, Internat. Workshop on System Level Interconnect Prediction, pp. 40–48 (2012)
Carlson, T.E., Heirman, W., Eeckhout, L.: Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulation, pp. 1–12. Internat. Conf. for High Performance Computing, Networking, Storage and Analysis (2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Gorski, P., Wegner, T., Timmermann, D. (2015). Centralized and Software-Based Run-Time Traffic Management Inside Configurable Regions of Interest in Mesh-Based Networks-on-Chip. In: Sano, K., Soudris, D., Hübner, M., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2015. Lecture Notes in Computer Science(), vol 9040. Springer, Cham. https://doi.org/10.1007/978-3-319-16214-0_15
Download citation
DOI: https://doi.org/10.1007/978-3-319-16214-0_15
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-16213-3
Online ISBN: 978-3-319-16214-0
eBook Packages: Computer ScienceComputer Science (R0)