Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content

Power-Clock Generator Impact on the Performance of NEM-Based Quasi-Adiabatic Logic Circuits

  • Conference paper
  • First Online:
Reversible Computation (RC 2015)

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 9138))

Included in the following conference series:

  • 759 Accesses

Abstract

The influence of the power-clock generator on the global energy-performance relationship of nanoelectromechanical (NEM) switch-based quasi-adiabatic logic circuits is investigated in this paper. This investigation is undertaken the capacitor bank type generator, it is found that the leakage current of the MOSFET switching devices used within the generator constitutes an important source of performance degradation. Capacitor type generators are found to be most efficient for low operating frequencies (less than a MHz).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
$34.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Landauer, R.: Irreversibility and heat generation in the computing process. IBM Journal of Research and Development 5, 183–191 (1961)

    Article  MATH  MathSciNet  Google Scholar 

  2. De Vos, A.: Reversible Computing: Fundamentals, Quantum Computing, and Applications. Wiley (2010)

    Google Scholar 

  3. Morrison, M., Ranganathan, N.: Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33(7), 975–988 (2014)

    Article  Google Scholar 

  4. Hisamoto, D., Lee, W.C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., King, T.J., Bokor, J., Hu, C.M.: FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm. IEEE Transactions on Electron Devices 47, 2320–2325 (2000)

    Article  Google Scholar 

  5. Zhang, Q., Zhao, W., Seabaugh, A.: Low-Subthreshold-Swing Tunnel Transistors. IEEE transactions on electron devices 27(4), 297–300 (2006)

    Article  MATH  Google Scholar 

  6. Loh, O., Espinosa, H.D.: Nanoelectromechanical contact switches. Nature Nanotechnology 7(5), 283–295 (2012)

    Article  Google Scholar 

  7. Lee, J.O., Song, Y.-H., Kim, M.-W., Kang, M.-H., Oh, J.-S., Yang, H.-H., Yoon, J.-B.: A Sub-1-Volt Nanoelectromechanical Switching Device. Nature Nanotechnology 8, 36–40 (2013)

    Article  Google Scholar 

  8. Pawashe, C., Lin, K., Kuhn, K.J.: Scaling limits of electrostatic nanorelays. IEEE Transactions Electron Devices 60, 2936–2942 (2013)

    Article  Google Scholar 

  9. Kam, H., King Liu, T.-J., Stojanovic, V., Markovic, D., Alon, E.: Design, Optimization, and Scaling of MEM Relays for Ultra-Low Power Digital Logic. IEEE Transactions on Electron Devices 58, 236–250 (2011)

    Article  Google Scholar 

  10. Kam, H., Chen, Y., King Liu, T.-J.: Reliable micro-electro-mechanical (MEM) switch design for ultra-low-power logic. In: 2013 IEEE Reliability Physics Symposium (IRPS), Anaheim CA (2013)

    Google Scholar 

  11. Houri, S., Valentian, A., Fanet, H.: Comparing CMOS-based and NEMS-based adiabatic logic circuits. In: Dueck, G.W., Miller, D. (eds.) RC 2013. LNCS, vol. 7948, pp. 36–45. Springer, Heidelberg (2013)

    Chapter  Google Scholar 

  12. Houri, S., Poulain, C., Valentian, A., Fanet, H.: Performance Limits of NEMS-Based Adiabatic Logic Circuits. Journal of Low Power Electronics and Applications 3, 368–384 (2013)

    Article  Google Scholar 

  13. Houri, S., Billot, G., Belleville, M., Valentian, A., Fanet, H.: Limits of CMOS Technology and Interest of NEMS Relays for Adiabatic Logic Applications. Unpublished (2015)

    Google Scholar 

  14. Svensson, L.J., Koller, J.G.: Adiabatic charging without inductors. In: International workshop on Low-Power Design, pp. 159–164 (1994)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Samer Houri .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this paper

Cite this paper

Houri, S., Billiot, G., Belleville, M., Valentian, A., Fanet, H. (2015). Power-Clock Generator Impact on the Performance of NEM-Based Quasi-Adiabatic Logic Circuits. In: Krivine, J., Stefani, JB. (eds) Reversible Computation. RC 2015. Lecture Notes in Computer Science(), vol 9138. Springer, Cham. https://doi.org/10.1007/978-3-319-20860-2_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-20860-2_17

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-20859-6

  • Online ISBN: 978-3-319-20860-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics