Abstract
Media processing has motivated strong changes in the focus and design of processors. The inclusion of μSIMD multimedia extensions such as MMX is a cost effective option to improve the performance of those regions of the program with large amounts of DLP. This paper provides an initial evaluation of μSIMD and vector-SIMD enhanced VLIW architectures. We show that these two architectures execute respectively an average of 40% and 57% fewer operations than the reference VLIW architecture. However, when most of the available DLP parallelism has been exploited via multimedia extensions or wide-issue static scheduling, the remaining of the program exhibits only modest amounts of ILP (1.40 operations per cycle for a 8-issue width architecture). We claim that, in general, vector-SIMD extensions achieve the highest speed-ups while still reducing the fetch pressure, although for wide-issue μSIMD architectures reach a similar performance at a lower cost.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Schlansker, M., Rau, B.R., Mahlke, S., Kathail, V.: Achieving high levels of instruction-level parallelism with reduced hardware complexity. Technical Report HPL-96-120, Hewlett–Packard Laboratories (1994)
Johnson, M.: Superscalar Microprocessor Design. Prentice-Hall, Englewood Cliffs (1991)
Schlansker, M.S., Raw, B.: Epic: Explicitly parallel instruction computing. IEEE Computer, 37–45 (2000)
Intel: Pentium iii processor: Developer’s manual. Technical report, INTEL (1999)
Nguyen, H., John, L.K.: Exploiting SIMD parallelism in DSP and multimedia algorithms using the altivec technology. In: International Conference on Supercomputing, pp.11–20 (1999)
Corbal, J.: N-Dimensional Vector Instruction Set Architectures for Multimedia Applications. PhD thesis, UPC, Departament d’Arquitectura de Computadors (2002)
Salamí, E., Corbal, J., Espasa, R., Valero, M.: An evaluation of different dlp alternatives for the embedded media domain. In: 1st Workshop on Media Processors and DSPs (1999)
Corbal, J., Espasa, R., Valero, M.: Exploiting a new level of dlp in multimedia applications. In: 32nd international symposium on Microarchitecture, pp.72– 79 (1999)
Mips, S.I.G.: extension for digital media with 3d. Technical report, MIPS Technologies, Inc. (1997)
Quintana, F., Corbal, J., Espasa, R., Valero, M.: Adding a vector unit on a superscalar processor. In: International Conference on Supercomputing, pp.1–10 (1999)
Lab., H.P., Group, R.I., Group, I.: Trimaran user manual (1998), http://www.trimaran.org/docs.html
Kathail, V., Schlansker, M., Rau, B.R.: Hpl-pd architecture specification: Version 1.1. Technical Report HPL-93-80(R.1), Hewlett–Packard Laboratories (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Salamí, E., Valero, M. (2004). Initial Evaluation of Multimedia Extensions on VLIW Architectures. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_42
Download citation
DOI: https://doi.org/10.1007/978-3-540-27776-7_42
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-22377-1
Online ISBN: 978-3-540-27776-7
eBook Packages: Springer Book Archive