Abstract
In this paper, a hybrid architecture composed of both the object-order and the image-order rendering engines is proposed to achieve the order independent transparency on the image composition architecture. The proposed architecture utilizes the features of the object-order which may provide high performance and the image-order which can obtain the depth order of all primitives from a viewpoint for a given pixel. We will discuss a scalable architecture for image order rendering engines to improve the processing capability of the transparent primitives, a load distribution technique for hardware efficiency, and a preliminary timing analysis.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Oka, M., Suzuoki, M.: Designing and programming the emotion engine. IEEE Micro 19(6), 20–28 (1999)
Khan, K., et al.: A 150-MHz graphics rendering processor with 256-Mb embedded DRAM. IEEE Journal of Solid-State Circuits 36(11), 1775–1783 (2001)
Aila, T., Miettinen, V., Nordlund, P.: Delay streams for graphics hardware. In: Proceedings of SIGGRAPH, pp. 792–800 (2003)
Molnar, S., Cox, M., Ellsworth, M., Fuchs, H.: A sorting classification of parallel rendering. IEEE Computer Graphics and Applications 14(4), 23–32 (1994)
Ikedo, T., Ma, J.: The Truga001: A scalable rendering processor. IEEE computer and graphics and applications 18(2), 59–79 (1998)
Nishimura, S., Kunii, T.: VC-1: A scalable graphics computer with virtual local frame buffers. In: Proceedings of SIGGRAPH, August 1996, pp. 365–372 (1996)
Molnar, S., Eyles, J., Poulton, J.: PixelFlow: High-speed rendering using image composition. In: Proceedings of SIGGRAPH, July 1992, pp. 231–240 (1992)
Eyles, J., Molnar, S., Poulton, J., Greer, T., Lastra, A., England, N., Westover, L.: PixelFlow: The realization. In: Proceedings of SIGGRAPH/EurographicsWorkshop on graphics hardware, August 1997, pp. 57–68 (1997)
Deering, M., Naegle, D.: The SAGE Architecture. In: Proceeddings of SIGGRAPH 2002, July 2002, pp. 683–692 (2002)
Foley, J.D., Dam, A., Feiner, S.K., Hughes, J.F.: Computer Graphics, Principles and Practice, 2nd edn. Addison-Wesley, Massachusetts (1990)
Torborg, J., Kajiya, J.T.: Talisman: Commodity Realtime 3D graphics for the PC. In: Proceedings of SIGGRAPH, pp. 353–363 (1996)
Deering, M., Winner, S., Schediwy, B., Duffy, C., Hunt, N.: The triangle processor and normal vector shader: A VLSI system for high performance graphics. In: Proceedings of SIGGRAPH, pp. 21–30 (1988)
Kelley, M., Winner, S., Gould, K.: A scalable hardware render accelerator using a modified scanline algorithm. In: Proceedings of SIGGRAPH, pp. 241–248 (1992)
Kelley, M., Gould, K., Pease, B., Winner, S., Yen, A.: Hardware accelerated rendering of CSG and transparency. In: proceedings of SIGGRAPH, pp. 177–184 (1994)
Carpenter, L.: The A-buffer, and antialiased hidden surface method. In: Proceedings of SIGGRAPH, pp. 103–108 (1984)
Winner, S., Kelly, M., Pease, B., Rivard, B., Yen, A.: Hardware accelerated rendering of antialiasing using a modified A-buffer algorithm. In: Proceedings of SIGGRAPH, pp. 307–316 (1997)
Mammeb, A.: Transparency and antialiasing algorithms implemented with virtual pixel maps technique. IEEE computer and graphics and applications 9(4), 43–55 (1989)
Wittenbrink, C.M.: R-Buffer: A pointerless A-buffer hardware architecture. In: Proceedings of SIGGRAPH/Eurographics Workshop on graphics hardware, pp. 73–80 (2001)
Lee, J.A., Kim, L.S.: Single-pass full-screen hardware accelerated anti-aliasing. In: Proceedings of SIGGRAPH/Eurographics Workshop on graphics hardware, pp. 67–75 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Park, WC., Han, TD., Yang, SB. (2004). Order Independent Transparency for Image Composition Parallel Rendering Machines. In: Yew, PC., Xue, J. (eds) Advances in Computer Systems Architecture. ACSAC 2004. Lecture Notes in Computer Science, vol 3189. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30102-8_38
Download citation
DOI: https://doi.org/10.1007/978-3-540-30102-8_38
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-23003-8
Online ISBN: 978-3-540-30102-8
eBook Packages: Springer Book Archive