Abstract
A cache configuration is one of the most important factors to improve speed of transferring information between CPU(s) and memory. In order to find the optimum cache configurations that give high hit rate with small cache size, designers have to deal with many cache parameters such as number of sets for each cache, block size for each cache line, and so on. Beside the parameters, the designers have to find what the maximum hits of the cache under the consumption that the size is unlimited.Orthogonal method is apply modern statistical methods treating simultaneously several statistical variables.A purpose of this paper is to use orthogonal design method to search for the optimal cache configuration which produces high hit rate with small size.Using the orthogonal method for the cache configuration is successful because high hit rate with small size of cache is considered in the tests.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Jouppi, N.P., Wilton, S.J.E.: Tradeoffs in Two-Level On-Chip Caching. Compaq Computer Corporation (October 1993)
Owen, A.B.: Orthogonal arrays for computer experiments, integration and visualization. Statist Sinica. (2), 439–452 (1992)
Patterson, D.A., Hennessy, J.L.: Computer Architecture, A Quan- titative Approach. Morgan Kaufmann Publishers Inc., San Francisco (2002)
Rothman, J.B., Smith, A.J.: The Pool of Subsectors Cache Design. Computer Science Division, University of California, Berkeley (1999)
Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Sciences Department, University of Wisconsin-Madison.1997
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chen, H., Ji, Z., Hu, M. (2003). Orthogonal Design Method for Optimal Cache Configuration. In: Zhou, X., Xu, M., Jähnichen, S., Cao, J. (eds) Advanced Parallel Processing Technologies. APPT 2003. Lecture Notes in Computer Science, vol 2834. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39425-9_22
Download citation
DOI: https://doi.org/10.1007/978-3-540-39425-9_22
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20054-3
Online ISBN: 978-3-540-39425-9
eBook Packages: Springer Book Archive