Abstract
This paper proposes two compiler-assisted techniques to improve thread level control speculation in speculative multithreading executions. The first technique is to increase the overall speculation accuracy by identifying threads which have exactly one successor whose address is statically determinable. The successors of these threads are then predicted using a small full associative buffer, reducing the requirement for entry in the original path-based thread predictor. The second technique is to insert information to enable early validation of thread level control speculation and to reduce the mispeculation penalty. The combination of the two techniques achieved 5.8% performance improvement on average for SPEC95int benchmark.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Akkary, H., Driscoll, M.A.: A Dynamic Multithreading Processor. In: Proc. of the 31st MICRO, pp. 226–236 (1998)
Hammond, L., Willey, M., Olukotun, K.: Data Speculation Support for a Chip Multiprocessor. In: Proc. of the 8th ASPLOS, pp. 58–69 (1998)
Jacobson, Q., Bennett, S., Sharma, N., Smith, J.E.: Control Flow Speculation in Multiscalar Processors. In: Proc. of the 3rd HPCA, pp. 218–229 (1997)
Krishnan, V., Torrellas, J.: A Chip-Multiprocessor Architecture with Speculative Multithreading. IEEE Transactions on Computers 48(9), 866–880 (1999)
Marcuello, P., Gonzalez, A., Tubella, J.: Speculative Multithreaded Processors. In: Proc. of the 12th ICS, pp. 77–84 (1998)
Sohi, G.S., Breach, S.E., Vijaykumar, T.N.: Multiscalar Processors. In: Proc. of the 22nd ISCA, pp. 414–425 (1995)
Steffan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: A Scalable Approach to Thread-Level Speculation. In: Proc. of the 27th ISCA, pp. 1–12 (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Miura, H. et al. (2003). Compiler-Assisted Thread Level Control Speculation. In: Kosch, H., Böszörményi, L., Hellwagner, H. (eds) Euro-Par 2003 Parallel Processing. Euro-Par 2003. Lecture Notes in Computer Science, vol 2790. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45209-6_85
Download citation
DOI: https://doi.org/10.1007/978-3-540-45209-6_85
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40788-1
Online ISBN: 978-3-540-45209-6
eBook Packages: Springer Book Archive